


# CMOS/NMOS SPECIAL FUNCTIONS DATA

Master Index	
Handling and Design Guidelines	2
CMOS ADCs/DACs	3
CMOS Decoders/Display Drivers	4
CMOS Operational Amplifiers/Comparators	5
CMOS/NMOS PLLs/Frequency Synthesizers	6
CMOS Remote Control Functions	7
CMOS Smoke Detectors	8
Miscellaneous Functions	9
Reliability	10
Package Dimensions	11



## MOTOROLA CMOS/NMOS SPECIAL FUNCTIONS DATA

Prepared by Technical Information Center

This book presents technical data for the CMOS and NMOS Special Function integrated circuits. Complete specifications are provided in the form of data sheets. In addition, a Function Selector Guide and a Handling Precautions chapter have been included to familiarize the user with these circuits.

Motorola reserves the right to make changes to any product herein to improve reliability. function or design. Motorola does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights nor the rights of others.

Motorola Inc. general policy does not recommend the use of its components in life support applications where in a failure or malfunction of the component may directly threaten life or injury. Per Motorola Terms and Conditions of Sale, the user of Motorola components in life support applications assumes all risk of such use and indemnifies Motorola against all damages.

For marketing and application information contact: Motorola Inc. P.O. Box 6000 Austin, TX 78762

Attn: MOS Logic Marketing

Mail Stop: F-8

Series A **Fourth Printing** <sup>©</sup>Motorola Inc., 1988 Previous Edition @1986 "All Rights Reserved"

**Product Preview** data sheets herein contain information on a product under development. Motorola reserves the right to change or discontinue these products without notice.

**Advance Information** data sheets herein contain information on new products. Specifications and information are subject to change without notice.

## Master Index



#### **MASTER INDEX**

This index includes Motorola's entire MC14000 series CMOS products, although complete data sheets are included for only the Special Functions. Data sheets for devices in other books, are designated in the page number column as:

Logic - See DL131, CMOS Logic Data

Telecom - See DL136, Telecommunications Data

MCU - See DL132R1, Single-Chip Microcomputer Data

MPU - See DL133, 8-Bit Microprocessor and Peripheral Data

Device		
Number		Page
MC	Description	Number
6190	N-Channel, Silicon Gate, Frequency Synthesizer	6-3
6195	N-Channel, Silicon Gate, Frequency Synthesizer	6-4
6196	N-Channel, Silicon Gate, Frequency Synthesizer	6-4
14000UB	Dual 3-Input NOR Gate Plus Inverter	Logic
14001B	Quad 2-Input NOR Gate	Logic
14001UB	Quad 2-Input NOR Gate	Logic
14002B	Dual 4-Input NOR Gate	Logic
14002UB	Dual 4-Input NOR Gate	Logic
14006B	18-Bit Static Shift Register	Logic
14007UB	Dual Complementary Pair Plus Inverter	Logic
14008B	4-Bit Full Adder	Logic
14011B	Quad 2-Input NAND Gate	Logic
14011UB	Quad 2-Input NAND Gate	Logic
14012B	Dual 4-Input NAND Gate	Logic
14012UB	Dual 4-Input NAND Gate	Logic
14013B	Dual D Flip-Flop	Logic
14014B	8-Bit Static Shift Register	Logic
14015B	Dual 4-Bit Static Shift Register	Logic
14016B	Quad Analog Switch/Multiplexer	Logic
14017B	Decade Counter/Divider	Logic
14018B	Presettable Divide-by-N Counter	Logic
14020B	14-Bit Binary Counter	Logic
14021B	8-Bit Static Shift Register	Logic
14022B	Octal Counter/Divider	Logic
14023B	Triple 3-Input NAND Gate	Logic
14023UB	Triple 3-Input NAND Gate	Logic
14024B	7-Stage Ripple Counter	Logic
14025B	Triple 3-Input NOR Gate	Logic
14025UB	Triple 3-Input NOR Gate	Logic
14027B	Dual J-K Flip-Flop	Logic
14028B	BCD-to-Decimal/Binary-to-Octal Decoder	Logic
14029B	Binary/Decade Up/Down Counter	Logic
14032B	Triple Serial Adder (Positive Logic)	Logic

## Terr

Device		
Number		Page
MC	Description	Number
14034B	8-Bit Universal Bus Register	Logic
14035B	4-Bit Shift Register	Logic
14038B	Triple Serial Adder (Negative Logic)	Logic
14040B	12-Bit Binary Counter	Logic
14042B	Quad Transparent Latch	Logic
14043B	Quad NOR R-S Latch	Logic
14044B	Quad NAND R-S Latch	Logic
14046B	Phase-Locked Loop	6-13
14049UB	Hex Inverter/Buffer	Logic
14050B	Hex Buffer	Logic
14051B	8-Channel Analog Multiplexer/Demultiplexer	Logic
14052B	Dual 4-Channel Analog Multiplexer/Demultiplexer	Logic
14053B	Triple 2-Channel Analog Multiplexer/Demultiplexer	Logic
14060B	14-Bit Binary Counter and Oscillator	Logic
14066B	Quad Analog Switch/Multiplexer	Logic
14067B	16-Channel Analog Multiplexer/Demultiplexer	Logic
14068B	8-Input NAND Gate	Logic
14069UB	Hex Inverter	Logic
14070B	Quad Exclusive OR Gate	Logic
14071B	Quad 2-Input OR Gate	Logic
14072B	Dual 4-Input OR Gate	Logic
14073B	Triple 3-Input AND Gate	Logic
14075B	Triple 3-Input OR Gate	Logic
14076B	Quad D-Type Register	Logic
14077B	Quad Exclusive NOR Gate	Logic
14078B	8-Input NOR Gate	Logic
14081B	Quad 2-Input AND Gate	Logic
14082B	Dual 4-Input AND Gate	Logic
14093B	Quad 2-Input NAND Schmitt Trigger	Logic
14094B	8-Bit Bus-Compatible Shift/Store Latch	Logic
14097B	Dual 8-Channel Analog Multiplexer/Demultiplexer	Logic
14099B	8-Bit Addressable Latch	Logic
14160B	Synchronous Programmable Decade Counter	Logic
14161B	Synchronous Programmable 4-Bit Binary Counter	Logic
14162B	Synchronous Programmable Decade Counter	Logic
14163B	Synchronous Programmable 4-Bit Binary Counter	Logic
14174B	Hex D Flip-Flop	Logic
14175B	Quad D Flip-Flop	Logic
14194B	4-Bit Universal Shift Register	Logic
14400	PCM Mono-circuit	Telecom
14401	PCM Mono-circuit	Telecom
14402	PCM Mono-circuit	Telecom
14403	PCM Mono-circuit	Telecom
14405	PCM Mono-circuit	Telecom
14408	Binary-to-Phone Pulse Converter	Telecom

Device Number MC	Description	Page Number
14409	Binary-to-Phone Pulse Converter	Telecom
14410	2-of-8 Tone Encoder	Telecom
14411	Bit-Rate Frequency Generator	Telecom
14412	Universal Low-Speed Modem	Telecom
14413	PCM Sampled Data Filter	Telecom
14414	PCM Sampled Data Filter	Telecom
14415	Quad Precision Timer/Driver	Logic
14416	PCM Time Slot Assigner Circuit	Telecom
14417	PCM Time Slot Assigner Circuit	Telecom
14418	PCM Time Slot Assigner Circuit	Telecom
14419	2-of-8 Keypad-to-Binary Encoder	Telecom
14422	Remote Control Transmitter (Product Cancelled)	
14433	31/4 Digit A/D Converter	3-3
14435	3½ Digit A/D Logic Subsystem (Product Cancelled)	3-15
14442	Microprocessor-Compatible A/D Converter	3-10
14443	6-Channel A/D Converter Subsystem	3-25
14444	Microprocessor-Compatible A/D Converter	3-29
14447	6-Channel A/D Converter Subsystem	3-39
14457	Remote Control Transmitter	/-3
14458	Remote Control Receiver	7-3
14460	Automotive Speed Control Processor	9-3
14461	Smoke Detector Circuit (Product Cancelled)	<del>-</del>
14462	Smoke Detector Circuit (Product Cancelled)	<del></del>
14464	Smoke Detector Circuit (Product Cancelled)	. —
14465	Smoke Detector Circuit (Product Cancelled)	
14466	Low Cost Smoke Detector	. 8-3
14467-1	Low Cost Smoke Detector	. 8-8
14468	Interconnectable Smoke Detector	. 8-13
14469	Addressable Asynchronous Receiver/Transmitter	. 7-13
14490	Hey Contact Bounce Fliminator	. 5-5
14495-1	Hexadecimal-to-7 Segment Latch/Decoder ROM/Driver	. 4-3
14497	PCM Remote Control Transmitter	. /-21
14499	7-Segment LED Display Decoder/Driver with Serial Interface	. 4-8
14500B	Industrial Control Unit	. 9-10
14501UB	Triple Gate	Logic
14502B	Strobed Hex Inverter/Buffer	. Logic
14503B	Hex 3-State Buffer	<ul><li>Logic</li><li>Logic</li></ul>
14504B	Hex TTL- or CMOS-to-CMOS Level Shifter	
14506B	Dual Expandable AOI Gate (Superceded by 14506UB)	Logic
14506UB	Dual Expandable AOI Gate	. Logic
14508B	Dual 4-Bit Latch	Logic
14510B	BCD Up/Down Counter	
14511B	BCD-to-7-Segment Latch/Decoder/Driver	Logic
14512B	8-Channel Data Selector	
14513R	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking	. 4-20

## TT

Device		s <u>e</u> rana
Number		Page
MC	Description	Number
14514B	4-Bit Transparent Latch/4-to-16 Line Decoder (High)	Logic
14515B	4-Bit Transparent Latch/4-to-16 Line Decoder (Low)	Logic
14516B	Binary Up/Down Counter	Logic
14517B	Dual 64-Bit Static Shift Register	Logic
14518B	Dual BCD Up Counter	Logic
14519B	4-Bit AND/OR Selector	Logic
14520B	Dual Binary Up Counter	Logic
14521B	24-Stage Frequency Divider	Logic
14522B	Programmable BCD Divide-by-N Counter	Logic
14526B	Programmable Binary Divide-by-N Counter	Logic
14527B	BCD Rate Multiplier	Logic
14528B	Dual Monostable Multivibrator (Not Recommended for New Designs)	Logic
14529B	Dual 4-Channel Analog Data Selector	Logic
14530B	Dual 5-Input Majority Logic Gate	Logic
14531B	12-Bit Parity Tree	Logic
14532B	8-Bit Priority Encoder	Logic
14534B	5-Decade Counter	Logic
14536B	Programmable Timer	Logic
14538B	Dual Precision Monostable Multivibrator	Logic
14539B	Dual 4-Channel Data Selector/Multiplexer	Logic
14541B	Programmable Oscillator-Timer	Logic
14543B	BCD-to-7-Segment Latch/Decoder/Driver for Liquid Crystals	4-28
14544B	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking	4-33
14547B	High-Current BCD-to-7-Segment Decoder/Driver	4-39
14548B	Dual Monostable Multivibrator (Retriggerable/Resettable)	Logic
14549B	Successive Approximation Register	3-40
14551B	Quad 2-Channel Analog Multiplexer/Demultiplexer	Logic
14553B	3-Digit BCD Counter	Logic
14554B	2×2-Bit Parallel Binary Multiplier	Logic
14555B	Dual Binary to 1-of-4 Decoder	Logic
14556B	Dual Binary to 1-of-4 Decoder (Inverting)	Logic
14557B	1-to-64 Bit Variable Length Shift Register	Logic
14558B	BCD-to-7-Segment Decoder	4-44
14559B	Successive Approximation Register	3-40
14560B	NBCD Adder	Logic
14561B	9's Complementer	Logic
14562B	128-Bit Static Shift Register	Logic
14566B	Industrial Time-Base Generator	Logic
14568B	Phase Comparator and Programmable Counters	6-18
14569B	Dual Programmable BCD/Binary Counter	Logic
14572UB	Hex Gate	Logic
14573	Quad Programmable Op Amp	5-3
14574	Quad Programmable Comparator	5-3
14575	Programmable Dual Op Amp/Dual Comparator	5-3
14580B	4×4 Multiport Register	Logic

Device		
Number		Page
MC	Description	Number
14581B	4-Bit Arithmetic Logic Unit	Logic
14582B	Look-Ahead Carry Block	Logic
14583B	Dual Schmitt Trigger	Logic
14584B	Hex Schmitt Trigger	Logic
14585B	4-Bit Magnitude Comparator	Logic
14597B	8-Bit Bus-Compatible Counter Latch	Logic
14598B	8-Bit Bus-Compatible Addressable Latch 22.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2	Logic
14599B	8-Bit Addressable Latch	Logic
142100	4×4 Cross Point Switch	Telecom
143403	Quad Line Driver	Telecom
144110	Hex D/A Converter with Serial Interface	3-47
144111	Quad D/A Converter with Serial Interface	3-47
145000	48-Segment Multiplexed LCD Driver (Master)	4-49
145001	44-Segment Multiplexed LCD Driver (Slave)	4-49
145026	Remote Control Encoder	7-27
145027	Remote Control Decoder	7-27
145028	Remote Control Decoder	7-27
145029	Remote Control Decoder	7-27
145040	Analog-to-Digital Converter with Serial Interface	3-52
145041	Analog-to-Digital Converter with Serial Interface	3-52
145100	4×4 Cross Point Switch	Telecom
145104	PLL Frequency Synthesizer (Not Recommended for New Designs)	6-28
145106	PLL Frequency Synthesizer	6-29
145107	PLL Frequency Synthesizer (Not Recommended for New Designs)	6-28
145109	PLL Frequency Synthesizer (Not Recommended for New Designs)	6-28
145112	PLL Frequency Synthesizer (Not Recommended for New Designs)	6-28
145143	PLL Frequency Synthesizer (Not Recommended for New Designs)	6-35
145144	4-Bit Data Bus Input PLL Frequency Synthesizer	
	(Not Recommended for New Designs)	6-36
145145-1	4-Bit Data Bus Input PLL Frequency Synthesizer	6-37
145146-1	4-Bit Data Bus Input PLL Frequency Synthesizer	6-50
145151-1	Parallel Input PLL Frequency Synthesizer	6-63
145152-1	Parallel Input PLL Frequency Synthesizer	6-73
145155-1	Serial Input PLL Frequency Synthesizer	6-84
145156-1	Serial Input PLL Frequency Synthesizer	6-95
145157-1	Serial Input PLL Frequency Synthesizer	6-108
145158-1	Serial Input PLL Frequency Synthesizer	6-108
145159-1	Serial Input PLL Frequency Synthesizer with Analog Phase Detector .	6-120
145402	13-Bit Linear Codec	Telecom
145406	RS-232 Interface	Telecom
145409	Pulse Dialer	Telecom
145411	Baud Rate Generator	Telecom
145414	Dual Tuneable Low-Pass Sampled Data Filters	Telecom
145415	Dual Tuneable Linear Phase Low-Pass Sampled Data Filters	Telecom
145418	Master Digital Loop Transceiver	Telecom



Device Number MC	Description	Page Number
145419	Slave Digital Loop Transceiver	Telecom
145422	MDPSK Universal Digital Loop Transceiver (2-Wire Master)	Telecom
145426	MDPSK Universal Digital Loop Transceiver (2-Wire Slave)	Telecom
145428	Data Set Interface	Telecom
145429	Telset Audio Interface Circuit	Telecom
145432	2600 Hz Tone Signalling Filter	Telecom
145433	Tuneable Notch/Band-Pass Filter	Telecom
145440	Low-Speed Modem Filter	Telecom
145441	Low-Speed Modem Filter	Telecom
145445	300 Baud FSK Modem	Telecom
145450	1200 Baud FSK Modem	Telecom
145453	33-Segment LCD Driver with Serial Interface	4-59
146805	Family of 8-Bit CMOS MCUs/MPUs	
146818	Real-Time Clock/RAM	MCH MPH
146823	Parallel Interface	MCU, MEU
1468705	8-Bit CMOS MCUs with EPROM	MCU,MPU

# Handling and Design Guidelines



#### HANDLING AND DESIGN GUIDELINES

#### HANDLING PRECAUTIONS


All MOS devices have an insulated gate that is subject to voltage breakdown. The gate oxide for Motorola's devices is about 800 Å thick and breaks down at a gate-source potential of about 100 V. The high-impedance gates on the devices are protected by resistor-diode networks. However, these on-chip networks do not make the IC immune to electrostatic damage (ESD). Laboratory tests show that devices may fail after one very high voltage discharge. They may also fail due to the cumulative effect of several discharges of lower potential.

Static-damaged devices behave in various ways, depending on the severity of the damage. The most severely damaged are the easiest to detect because the input or output has been completely destroyed and is either shorted to VDD, shorted to VSS, or open-circuited. The effect is that the device is no longer functional. Less severe cases are more difficult to detect because they appear as intermittent failures or degraded performance. Another effect of static damage is, often, increased leakage currents.

CMOS and NMOS devices are not immune to large static voltage discharges that can be generated while handling. For example, static voltages generated by a person walking across a waxed floor have been measured in the 4-15 kV range (depending on humidity, surface conditions, etc.). Therefore, the following precautions should be observed.


- 1. Do not exceed the Maximum Ratings specified by the data sheet.
- All unused device inputs should be connected to VDD or Vss.
- 3. All low-impedance equipment (pulse generators, etc.) should be connected to CMOS or NMOS inputs only after the device is powered up. Similarly, this type of equipment should be disconnected before power is turned off.
- 4. A circuit board containing CMOS or NMOS devices is merely an extension of the device and the same handling precautions apply. Contacting edge connectors wired directly to devices can cause damage. Plastic wrapping should be avoided. When external connections to a PC board address pins of CMOS or NMOS integrated circuits, a resistor should be used in series with the inputs or outputs. The limiting factor for the series resistor is the added delay caused by the time constant formed by the series resistor and input capacitance. This resistor will help limit accidental damage if the PC board is removed and brought into contact with static generating materials. For convenience, equations for added propagation delay and rise time effects due to series resistance size are given in Figure 1
- 5. All CMOS or NMOS devices should be stored or

FIGURE 1 — NETWORKS FOR MINIMIZING ESD AND REDUCING CMOS LATCH UP SUSCEPTIBILITY



Advantage: Requires minimal board area

Disadvantage: R1>R2 for the same level of protection, therefore rise and fall times, propagation delays, and output drives are severely affected.



Disadvantage: More board area, higher initial cost

Note: These networks are useful for protecting the following:

- A. digital inputs and outputs B. analog inputs and outputs
- C. 3-state outputs
- D. bidirectional (I/O) ports

#### **EQUATION 1 — PROPAGATION DELAY** vs. SERIES RESISTANCE

R = the maximum allowable series resistance in ohms t = the maximum tolerable propagation delay in seconds C = the board capacitance plus the driven device's input capacitance in farads k = 0.33 for the MC145040/1

k=0.7 for other devices

EQUATION 2 - RISE TIME vs. SERIES RESISTANCE

R = the maximum allowable series resistance in ohms t = the maximum rise time per data sheet in seconds C = the board capacitance plus the driven device's input capacitance in farads k = 0.7 for the MC145040/1 k = 2.3 for other devices

- transported in materials that are antistatic. Devices must not be inserted into conventional plastic "snow", styrofoam or plastic trays, but should be left in their original container until ready for use.
- 6. All CMOS or NMOS devices should be placed on a grounded bench surface and operators should ground themselves prior to handling devices, since a worker can be statically charged with respect to the bench surface. Wrist straps in contact with skin are strongly recommended. See Figure 2.
- 7. Nylon or other static generating materials should not come in contact with CMOS or NMOS circuits.
- 8. If automatic handling is being used, high levels of static electricity may be generated by the movement of devices, belts, or boards. Reduce static build-up by using ionized air blowers or room humidifiers. All parts of machines which come into contact with the top, bottom, and sides of IC packages must be grounded metal or other conductive material.
- Cold chambers using CO<sub>2</sub> for cooling should be equipped with baffles, and devices must be contained on or in conductive material.
- 10. When lead-straightening or hand-soldering is necessary, provide ground straps for the apparatus used and be sure that soldering ties are grounded.
- 11. The following steps should be observed during wave solder operations.
  - a. The solder pot and conductive conveyor system of the wave soldering machine must be grounded to an earth ground.
  - b. The loading and unloading work benches should have conductive tops which are grounded to an earth ground.
  - Operators must comply with precautions previously explained.
  - d. Completed assemblies should be placed in antistatic containers prior to being moved to subsequent stations.
- 12. The following steps should be observed during board cleaning operation.
  - a. Vapor degreasers and baskets must be grounded to


- an earth ground. Operators must likewise be arounded.
- b. Brush or spray cleaning should not be used.
- Assemblies should be placed into the vapor degreaser immediately upon removal from the antistatic container.
- d. Cleaned assemblies should be placed in antistatic containers immediately after removal from the cleaning basket.
- e. High velocity air movement or application of solvents and coatings should be employed only when module circuits are grounded and a static eliminator is directed at the module.
- 13. The use of static detection meters for line surveillance is highly recommended.
- 14. Equipment specifications should alert users to the presence of CMOS or NMOS devices and require familiarization with this specification prior to performing any kind of maintenance or replacement of devices or modules.
- 15. Do not insert or remove CMOS or NMOS devices from test sockets with power applied. Check all power supplies to be used for testing devices to be certain there are no voltage transients present.
- Double check test equipment setup for proper polarity of voltage before conducting parametric or functional testing.
- 17. Do not recycle shipping rails. Continuous use causes deterioration of their antistatic coating.

#### RECOMMENDED FOR READING

"Total Control of the Static in Your Business"

Available by writing to: 3M Company Static Control Systems P.O. Box 2963 Austin, Texas 78769-2963 Or by Calling: 1-800-328-1368

FIGURE 2 — TYPICAL MANUFACTURING WORK STATION



NOTES: 1. 1/16 inch conductive sheet stock covering bench top work area.

- 2. Ground strap
- 3. Wrist strap in contact with skin.
- Static neutralizer. (Ionized air blower directed at work.)
   Primarily for use in areas where direct grounding
   is impractical.
- 5. Room humidifier. Primarily for use in areas where the relative humidity is less than 45%. Caution: building heating and cooling systems usually dry the air causing the relative humidity inside of buildings to be less than outside humidity.

#### CMOS LATCH UP

Latch up will not be a problem for most designs, but the designer should be aware of it, what causes it, and how to prevent it.

Figure 3 shows the layout of a typical CMOS inverter and Figure 4 shows the parasitic bipolar devices that are formed. The circuit formed by the parasitic transistors and resistors is the basic configuration of a silicon controlled rectifier, or SCR. In the latch-up condition, transistors Q1 and Q2 are turned on, each providing the base current necessary for the other to remain in saturation, thereby latching the devices on. Unlike a conventional SCR, where the device is turned on by applying a voltage to the base of the NPN transistor. the parasitic SCR is turned on by applying a voltage to the emitter of either transistor. The two emitters that trigger the SCR are the same point, the CMOS output. Therefore, to latch up the CMOS device, the output voltage must be greater than  $V_{DD} + 0.5 \, \text{Vdc}$  or less than  $-0.5 \, \text{Vdc}$  and have sufficient current to trigger the SCR. The latch-up mechanism is similar for the inputs.

Once a CMOS device is latched up, if the supply current is not limited, the device will be destroyed. Ways to prevent such occurrences are listed below.

1. Insure that inputs and outputs are limited to the maximum rated values, as follows:

- $-0.5 \le V_{in} \le V_{DD} + 0.5$  Vdc referenced to  $V_{SS}$   $-0.5 \le V_{out} \le V_{DD} + 0.5$  Vdc referenced to  $V_{SS}$  $|I_{in}| \le 10$  mA
- liout|≤10 mA when transients or dc levels exceed the supply voltages.
- 2. If voltage transients of sufficient energy to latch up the device are expected on the outputs, external protection diodes can be used to clamp the voltage. Another method of protection is to use a series resistor to limit the expected worst case current to the Maximum Ratings values. See Figure 1.
- If voltage transients are expected on the inputs, protection diodes may be used to clamp the voltage or a series resistor may be used to limit the current to a level less than the maximum rating of lin = 10 mA. See Figure 1
- Sequence power supplies so that the inputs or outputs of CMOS devices are not powered up first (e.g., recessed edge connectors may be used in plug-in board applications and/or series resistors).
- Power supply lines should be free of excessive noise. Care in board layout and filtering should be used.
- Limit the available power supply current to the devices that are subject to latch-up conditions. This can be accomplished with the power supply filtering network or with a current-limiting regulator.





FIGURE 3 - CMOS WAFER CROSS SECTION

FIGURE 4 - LATCH UP CIRCUIT SCHEMATIC



## 3

## CMOS ADCs/DACs

#### CMOS ADCs/DACs

Device Number	Function
MC14433	3½ Digit A/D Converter
MC14435	Product Cancelled — See Other A/D Converters
MC14442	Microprocessor-Compatible A/D Converter
MC14443	6-Channel A/D Converter Subsystem
MC14444	Microprocessor-Compatible A/D Converter
MC14447	6-Channel A/D Converter Subsystem
MC14549B	Successive Approximation Register
MC14559B	Successive Approximation Register
MC144110	Digital-to-Analog Converter with Serial Interface
MC144111	Digital-to-Analog Converter with Serial Interface
MC145040	Analog-to-Digital Converter with Serial Interface
MC145041	Analog-to-Digital Converter with Serial Interface



Function	I/O Format	Resolution	Number of Analog Channels	On-Chip Oscillator	Other Features	Device Number	Number of Pins
ADC	Serial [Compatible with	8 Bits	11		Successive Approximation	MC145040	20
	the Serial Peripheral Interface (SPI) on CMOS/NMOS MCUs]	8 Bits	11	1	Successive Approximation	MC145041	20
	Parallel	3½ Digit BCD	1	· ·	Dual Slope	MC14433	24
		8 Bits	11		Successive Approximation	MC14442	28
		8 Bits	15		Successive Approximation	MC14444	40
ADC Linear Subsystem	Parallel	8 to 10 Bits	6		Single Slope w/ Auto Zeroing	MC14443	16
		8 to 10 Bits	6		Single Slope w/ Auto Zeroing	MC14447	16
DAC	Serial [Compatible with	6 Bits	6		Emitter-Follower Outputs	MC144110	18
	the Serial Peripheral Interface (SPI) on CMOS MCUs]	6 Bits	4		Emitter-Follower Outputs	MC144111	14
Successive Approximation	Serial or Parallel	≤8 Bits			Cascadable for >8 Bits	MC14549B	16
Register		≤8 Bits			Cascadable for >8 Bits	MC14559B	16





#### MC14433

#### 3½ DIGIT A/D CONVERTER

The MC14433 is a high performance, low power, 3½ digit A/D converter combining both linear CMOS and digital CMOS circuits on a single monolithic IC. The MC14433 is designed to minimize use of external components. With two external resistors and two external capacitors, the system forms a dual slope A/D converter with automatic zero correction and automatic polarity.

The MC14433 is ratiometric and may be used over a full-scale range from 1.999 volts to 199.9 millivolts. Systems using the MC14433 may operate over a wide range of power supply voltages for ease of use with batteries, or with standard 5 volt supplies. The output drive conforms with standard B-Series CMOS specifications and can drive a low-power Schottky TTL load.


The high impedance MOS inputs allow applications in current and resistance meters as well as voltmeters. In addition to DVM/DPM applications, the MC14433 finds use in digital thermometers, digital scales, remote A/D, A/D control systems, and in MPU systems.


- Accuracy: ±0.05% of Reading ±1 Count
- Two Voltage Ranges: 1.999 V and 199.9 mV
- Up to 25 Conversions/s
- Z<sub>in</sub> > 1000 M ohm
- Auto-Polarity and Auto-Zero
- Single Positive Voltage Reference
- Standard B-Series CMOS Outputs—Drives One Low Power Schottky Load
- Uses On-Chip System Clock, or External Clock
- Wide Supply Range: e.g., ±4.5 V to ±8.0 V
- Overrange and Underrange Signals Available
- Operates in Auto Ranging Circuits
- Operates with LED and LCD Displays
- Low External Component Count
- See also Application Notes AN-769 and AN-770
- Chip Complexity: 1326 FETs


#### **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

3½ DIGIT A/D CONVERTER







#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub> to V <sub>EE</sub>	-0.5 to +18	V
Voltage, any pin, referenced to VEE	V	-0.5 to V <sub>DD</sub> +0.5	V
DC Input Current, per Pin	lin	± 10	. mA
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

#### RECOMMENDED OPERATING CONDITIONS (VSS = 0 or VFF)

Parameter	Symbol	Value	Unit	
DC Supply Voltage — V <sub>DD</sub> to Analog Ground V <sub>EE</sub> to Analog Ground	, VEE	+5.0 to +8.0 -2.8 to -8.0	Vdc	
Clock Frequency	fClk	32 to 400	kHz	
Zero Offset Correction Capacitor	Co	0.1 ± 20%	μF	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range VEE≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>DD</sub>.

ELECTRICAL CHARACTERISTICS ( $C_1 = 0.1~\mu\text{F}$  mylar,  $R_1 = 470~k\Omega@V_{ref} = 2.000~V$ ,  $R_1 = 27~k\Omega@V_{ref} = 200.0~mV$ ,  $C_0 = 0.1~\mu\text{F}$ ,  $R_C = 300~k\Omega$ ; all voltages referenced to Analog Ground, pin 1, unless otherwise indicated)

		V <sub>DD</sub>	VEE	-40°C 25°C		85°C					
Characteristic	Symbol	Vdc	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Linearity-Output Reading (Note 1)	-									10.00	%rdg
$(V_{ref} = 2.000 \text{ V})$		5.0	5.0	-	-	-0.05	± 0.05	+ 0.05	-	-	
						-1 Count		+1 Count			
(V <sub>ref</sub> = 200.0 mV)		5.0	-5.0		_		± 0.05		_	_	
Stability - Output Reading											
$(V_X = 199.0 \text{ mV}, V_{ref} = 200.0 \text{ mV})$	1	5.0	-5.0					3★			LSD
Symmetry - Output Reading (Note 2)		(									
$(V_{ref} = 2.000 \text{ V})$	-	5.0	-5.0					4★			LSD
Zero-Output Reading											
$(V_X = 0 \text{ V}, V_{ref} = 2.000 \text{ V})$	_	5.0	-5.0	_	_	- '	0	0	-, ,		LSD
Bias Current — Analog Input	-	5.0	-5.0		-	_	± 20	± 100	-	-	pΑ
Reference Input		5.0	- 5.0	-	-	-	± 20	± 100	-	-	
Analog Ground		5.0	-5.0	~	_	_	± 20	± 500	-	-	
Common Mode Rejection (f <sub>Clk</sub> = 32 kHz,		ĺ							į ,		
$V_X = 1.4 \text{ V}, V_{ref} = 2.000 \text{ V}$	_	5.0	-5.0	_	_	_	65	-	-		dB -
Input Voltage* Pins 9, 10 "0" Level	· VIL										V
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$		5.0	- '		1.5	<u> </u>	2.25	1.5	-	1.5	
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$	1	10		-	3.0	-	4.50	3.0	-,	3.0	
$(V_0 = 13.5 \text{ or } 1.5 \text{ V})$		15	_	_	4.0	-	6.75	4.0	-	4.0	
"1" Level	VIH										V
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$		5.0	-	3.5		3.5	2.75	-	3.5	_	
$(V_0 = 1.0 \text{ or } 9.0 \text{ V})$		10	-	7.0	-	7.0	5.50	1	7.0	-	
(V <sub>O</sub> = 1.5 or 13.5 V)		15		11.0		11.0	8.25		11.0		
Output Voltage - Pins 14 to 23						,				0.05	V
(V <sub>SS</sub> =0 V) 4"0" Level	VOL	5.0 5.0	-5.0	-	0.05	4.05	0	0.05		0.05	
(Vss=-5.0 V) "0" Level	Vон	5.0	- 5.0 - 5.0	4.95	- 4.95	4.95	- 5.0 - 5.0	- - 4.95	4.95	 4.95	
"1" Level	VOL	5.0	- 5.0		4.90	4.95	5.0	-4.95	- 4.95	- 4.95	
Output Current — Pins 14 to 23	Voh	3.0	- 5.0	4.33		4.50	5.0		4.55		^
$(V_S S = 0 V)$				1							mΑ
(VOH = 4.6 V) Source	IOH	5.0	-50	- 0.25	_	-0.2	- 0.36		- 0.14	_	
$(V_{OI} = 0.4 \text{ V})$ Sink	IOL	5.0	-5.0			0.51	0.88	_	0.36		
$(V_{SS} = -5.0 \text{ V})$	,OL	0.0	0.0	0.01		0.01	0.00		0.00		
(V <sub>OH</sub> = 4.5 V) Source	ЮН	5.0	-5.0	- 0.62	-	- 0.5	-0.9		- 0.35	-	
$(V_{OL} = -4.5 \text{ V}) \cdot \text{Sink}$	IOL	5.0	-5.0	1.6		1.3	2.25	_	0.9		
Input Current - DU, Pin 9	IDU	5.0	-5.0		±0.3		± 0.00001	± 0.3	-	± 1.0	μΑ
Quiescent Current	10	5.0	- 5.0	-	3.7		0.9	2.0	_	1.6	mA
(VDD to VFF, ISS=0)		8.0	-8.0	_;	7.4	- '	1.8	4.0	-	3.2	
DC Supply Rejection				-							-
(VDD to VFF, ISS = 0, Vref = 2.000 V)		5.0	-5.0	,-			0.5			_ 1	mV/V


Notes: 1. Accuracy — The accuracy of the meter at full scale is the accuracy of the setting of the reference voltage. Zero is recalculated during each conversion cycle. The meaningful specification is linearity. In other words, the deviation from correct reading for all inputs other than positive full scale and zero is defined as the linearity specification.


<sup>2.</sup> Symmetry — Defined as the difference between a negative and positive reading of the same voltage at or near full scale.


<sup>★</sup> Tighter tolerances are available. Consult Logic and Special Functions Product Marketing for details at (512) 928-6880.


<sup>\*</sup>Referenced to VSS for Pin 9. Referenced to VEE for Pin 10.


#### TYPICAL CHARACTERISTICS














 $\begin{aligned} & \text{CONVERSION RATE} = \frac{\text{CLOCK FREQUENCY}}{16,400} \pm 1.5\% \\ \\ & \text{MULTIPLEX RATE} \end{aligned} = \frac{\text{GLOCK FREQUENCY}}{80}$ 

#### PIN DESCRIPTIONS

#### ANALOG GROUND (VAG, Pin 1)

Analog ground at this pin is the input reference level for the unknown input voltage (V<sub>X</sub>) and reference voltage (V<sub>ref</sub>). This pin is a high impedance input. The allowable operating range for V<sub>AG</sub> is from V<sub>EE</sub> +2.8 V to V<sub>DD</sub> -4.5 V

#### REFERENCE VOLTAGE (V<sub>ref</sub>, Pin 2) UNKNOWN INPUT VOLTAGE (V<sub>X</sub>, Pin 3)

This A/D system performs a ratiometric A/D conversion; that is, the unknown input voltage,  $V_{\chi}$ , is measured as a ratio of the reference voltage,  $V_{\text{ref}}$ . The full scale voltage is equal to that voltage applied to  $V_{\text{ref}}$ . Therefore, a full scale voltage of 1.999 V requires a reference voltage of 2.000 V while full scale voltage of 199.9 mV requires a reference voltage of 200 mV. Both Vx and V $_{\text{ref}}$  are high impedance inputs. In addition to being a reference input, Pin 2 functions as a reset for the A/D converter. When Pin 2 is switched low (referenced to V $_{\text{EE}}$ ) for at least 5 clock cycles, the system is reset to the beginning of a conversion cycle.

#### EXTERNAL COMPONENTS (RI, RI/CI, CI; Pins 4, 5, 6)

These pins are for external components for the integration used in the dual ramp A/D conversion. A typical value for the capacitor is 0.1  $\mu\text{F}$  (polystyrene or mylar) while the resistor should be 470 k $\Omega$  for 2.0 V full scale operation and 27 k $\Omega$  for 200 mV full scale operation. These values are for a 66 kHz clock frequency which will produce a conversion time of approximately 250 ms. The equations governing the calculation for the values for integrator components are as follows:

$$R_{I} = \frac{V_{X}(max)}{C_{I}} \times \frac{T}{\Delta V}$$

$$\Delta V = V_{DD} - V_{X}(max) - 0.5 \text{ V}$$

$$T = 4000 \times \frac{1}{f_{CIL}}$$

#### where:

 $R_{\parallel}$  is in  $k\Omega$  VDD is the voltage at Pin 24 referenced to VAG VX is the voltage at Pin 3 referenced to VAG, in V fClk is the clock frequency at Pin 10 in kHz C  $_{\parallel}$  is in  $_{\mu}F$ ,  $_{\Delta}V$  is in Volts T is the conversion time, in seconds

#### Example:

 $C_1 = 0.1 \, \mu F$ 

$$\begin{split} V_{DD} = 5.0 \text{ volts} \\ f_{CIk} = 66 \text{ kHz} \\ \text{For Vx(max)} = 2.0 \text{ volts} \\ R_I = 480 \text{ k}\Omega \text{ (use 470 k}\Omega \pm 5\%) \end{split}$$

For  $V_X(max) = 200 \text{ mV}$  $R_1 = 28 \text{ k}\Omega \text{ (use } 27 \text{ k}\Omega \pm 5\%)$ 

Note that for worst case conditions, the minimum allowable value for R<sub>I</sub> is a function of C<sub>I</sub> min, V<sub>DD</sub> min, and f<sub>CIk</sub> max. The worst-case condition does not allow  $\Delta V + V_X$  to exceed V<sub>DD</sub>. The 0.5 V factor in the above equation for  $\Delta V$  is for safety margin.

#### OFFSET CAPACITOR (C01, C02; Pins 7, 8)

These pins are used for connecting the offset correction capacitor. The recommended value is 0.1  $\mu\text{F}$  (polystyrene or mylar).

#### DISPLAY UPDATE INPUT (DU. Pin 9)

If a positive edge is received on this input prior to the ramp-down cycle, new data will be strobed into the output latches during that conversion cycle. When this pin is wired directly to the EOC output (Pin 14), every conversion will be displayed. When this pin is driven from an external source, the voltage should be referenced to VSS.

#### CLOCK (Clk I, Clk O, Pins 10, 11)

The MC14433 device contains its own oscillator system clock. A single resistor connected between pins 10 and 11 sets the clock frequency. If increased stability is desired, these pins will support a crystal or LC circuit. The clock input, Pin 10, may also be driven from an external clock source which need have only standard CMOS output drive. For external clock inputs this pin is referenced to VEE. A 300 k $\Omega$  resistor results in clock frequency of about 66 kHz. (See the typical characteristic curves.) For alternate circuits see Figure 7.

#### NEGATIVE POWER SUPPLY (VEE, Pin 12)

This is the connection for the most negative power supply voltage. The typical current is 0.8 mA. Note the current for the output drive circuit is not returned through this pin, but through Pin 13. V<sub>X</sub>-V<sub>FF</sub> should be greater than 0.8 V.

## NEGATIVE POWER SUPPLY FOR OUTPUT CIRCUITRY AND INPUT DU (VSS., Pin 13)

This is the low voltage level for the output pins of the MC14433 (BCD, Digit Selects, EOC,  $\overline{OR}$ ) and the DU input. When this pin is connected to analog ground, the output voltage is from analog ground to VDD. When connected to VEE, the output swing is from VEE to VDD. The allowable operating range for VSS is between VDD -3.0 volts and VEE.

#### END OF CONVERSION (EOC, Pin 14)

The EOC output produces a positive pulse at the end of each conversion cycle. This pulse width is equivalent to one half the period of the system clock (Pin 11).

#### OVERRANGE (OR. Pin 15)

The  $\overline{\text{OR}}$  pin is low when  $V_X$  exceeds  $V_{\text{ref}}$ . Normally it is high.

#### DIGIT SELECT (DS4, DS3, DS2, DS1; Pins 16, 17, 18, 19)

The digit select output is high when the respective digit is selected. The most significant digit (½ digit) turns on immediately after an EOC pulse followed by the remaining digits, sequencing from MSD to LSD. An interdigit blanking time of two clock periods is included to ensure that the BCD data has settled. The multiplex rate is equal to the clock frequency divided by 80. Thus with a system clock rate of 66 kHz, the multiplex rate would be 0.8 kHz. Relative timing among digital select outputs and the EOC signal is shown in the Digit Select Timing Diagram, Figure 8.

#### BCD DATA OUTPUTS (Q0, Q1, Q2, Q3, Pins 20, 21, 22, 23)

Multiplexed BCD outputs contain 3 full digits of information during DS2, 3, 4, while during DS1, the ½ digit, overrange, underrange and polarity are available. The adjacent truth table shows the formats of the information during DS1.

#### POSITIVE POWER SUPPLY (VDD, Pin 24)

The most positive supply voltage pin. V<sub>DD</sub> – V<sub>X</sub> should be greater than 2.5 V. V<sub>DD</sub> – V<sub>EE</sub> should be greater than 7.8 V. V<sub>DD</sub> determines V<sub>OH</sub> for the digital outputs, and V<sub>IH</sub> for the digital inputs.

#### TRUTH TABLE (DS1 = 1)

	transport of the second						
	Coded Condition			1,415		BCD t	o 7 Segment
	of MSD	Q3	Q2	Q1	Q0	D	ecoding
	+0	1	1	1	0	Blank	
	-0	1	0	1	0	Blank	
	+0 UR	1	1	1	1	Blank	
1	-0 UR	1	0	. 1	1	Blank	
	+1	0	. 1 -	0	0	4 1	Hook up
	-1	0	0	0	0	0-1	only seg b
	+1 OR	0	1	1	1	7 - 1	and c to
	– 1 OR	0	0	1	- 1°	3-1	MSD

Notes for Truth Table:


- Q3 ½ digit, low for "1", high for "0"
- Q2 Polarity: "1" = positive, "0" = negative
- Q0 Out of range condition exists if Q0=1. When used in conjunction with Q3 the type of out of range condition is indicated, i.e., Q3=0→OR or Q3=1→UR.

When only segment b and c of the decoder are connected to the ½ digit of the display 4, 0, 7 and 3 appear as 1.


The overrange indication (Q3=0 and Q0=1) occurs when the count is greater than 1999, e.g., 1.999 V for a reference of 2.000 V. The underrange indication, useful for autoranging circuits, occurs when the count is less than 180, e.g., 0.180 V for a reference of 2.000 V.

Caution: If the most significant digit is connected to a display other than a "1" only; such as a full digit display, segments other than b and c must be disconnected. The BCD to seven segment decoder must blank on BCD inputs 1010 to 1111.

#### FIGURE 7 - ALTERNATE OSCILLATOR CIRCUITS



10 pF < C1 and C2 < 200 pF



For L = 5 mH and C = 0.01  $\mu$ F, f  $\cong$  32 kHz

#### FIGURE 8 - DIGIT SELECT TIMING DIAGRAM






FIGURE 9 - INTEGRATOR WAVEFORMS AT PIN 6



#### FIGURE 10 — EQUIVALENT CIRCUIT DIAGRAMS OF THE ANALOG SECTION DURING SEGMENT 4 OF THE TIMING CYCLE



#### CIRCUIT OPERATION

The MC14433 CMOS integrated circuit, together with a minimum number of external components, forms a modified dual ramp A/D converter. The device contains the customary CMOS digital logic providing counters, latches, and multiplexing circuitry as well as the CMOS analog circuitry providing operational amplifiers and comparators required to implement a complete single chip A/D. Autozero, high input impedances, and autopolarity are features of this system. Using CMOS technology, an A/D with a wide range of power supply voltage and low power consumption is now available with the MC14433.

During each conversion, the offset voltages of the internal amplifiers and comparators are compensated for by the system's autozero operation. Also each conversion 'ratio-metrically' measures the unknown input voltage. In other words, the output reading is the ratio of the unknown voltage to the reference voltage with a ratio of 1 equal to the maximum count 1999. The entire conversion cycle requires slightly more than 16000 clock periods and may be divided into six different segments. The waveforms showing the conversion cycle with a positive input and a negative input are shown in Figure 9. The six segments of these waveforms are described below.

Segment 1 -The offset capacitor ( $C_0$ ), which compensates for the input offset voltages of the buffer and inte-

grator amplifiers, is charged during this period. Also, the integrator capacitor is shorted. This segment requires 4000 clock periods.

Segment 2 — The integrator output decreases to the comparator threshold voltage. At this time a number of counts equivalent to the input offset voltage of the comparator is stored in the offset latches for later use in the autozero process. The time for this segment is variable, and less than 800 clock periods.

Segment 3 - This segment of the conversion cycle is the same as Segment 1.

Segment  $\overset{?}{4}$  — Segment 4 is an up-going ramp cycle with the unknown input voltage  $(V_X)$  as the input to the integrator. Figure 10 shows the equivalent configuration of the analog section of the MC14433. The actual configuration of the analog section is dependent upon the polarity of the input voltage during the previous conversion cycle.

Segment 5 — This segment is a down-going ramp period with the reference voltage as the input to the integrator. Segment 5 of the conversion cycle has a time equal to the number of counts stored in the offset storage latches during Segment 2. As a result, the system zeros automatically.

Segment 6 — This is an extension of Segment 5. The time period for this portion is 4000 clock periods. The results of the A/D conversion cycle are determined in this portion of the conversion cycle.



MC1403 +5V° 0.1 μF +5V 300 k [ R<sub>C</sub> ≸ Seament Resistors 10 2 12 24 150 \(\Omega\) (7) 22 MC14543B MC1413 R:\* 2 20 12 3 13 MC14433 0.1 μF \* \* - 5 V 715 -5 Va Minus Sign 5 V 0.1 μF 19 18 17 16 200 Ω 5 V MPS-A12 Plus Sign DS1 -5 V • 110 Ω DS2 DS3 O \_\_ Commor DS4 R R R Anode LED MC14013B +5 V Display **未**0.1μF 50 µF 木 \* R<sub>I</sub> = 470 k $\Omega$  for 2 V Range MPS-A12 10 14  $R_1 = 27 \text{ k}\Omega$  for 200 mV Range - 5 V (4) \* \* Mylar Capacitor +5V -5V

FIGURE 11 - 31/2 DIGIT VOLTMETER - COMMON ANODE DISPLAYS, FLASHING OVERRANGE

#### APPLICATIONS INFORMATION

## 3½ DIGIT VOLTMETER — COMMON ANODE DISPLAYS, FLASHING OVERRANGE

An example of a 3½ digit voltmeter using the MC14433 is shown in the circuit diagram of Figure 11. The reference voltage for the system uses an MC1403 2.5 V reference IC. The full scale potentiometer can calibrate for a full scale of 199.9 mV or 1.999 V. When switching from 2 V to 200 mV operation, R<sub>I</sub> is also changed, as shown on the diagram.

When using RC equal to 300 k $\Omega$ , the clock frequency for the system is about 66 kHz. The resulting conversion time is approximately 250 ms.

When the input is overrange, the display flashes on and off. The flashing rate is one-half the conversion rate. This is do not by dividing the EOC pulse rate by 2 with ½ MC14013B flip-flop and blanking the display using the blanking input of the MC14543B.

The display uses an LED display with common anode digit lines driven with an MC14543B decoder and an MC1413 LED driver. The MC1413 contains 7 Darlington transistor drivers and resistors to drive the segments of the display. The digit drive is provided by four MPS-A12 Darlington transistors operating in an emitter follower configuration. The MC14543B, MC14013B and LED displays are referenced to VEE via Pin 13 of the MC14433. This places the full power supply voltage across the display. The current for the display may be adjusted by the value of the segment resistors shown as 150 ohms in the above figure.

The power supply for the system is shown as a dual  $\pm 5$  V supply. However, the MC14433 will operate over a wide range of voltages, and balance between the  $\pm 5$  and  $\pm 5$  V supplies is *not* required. See the recommended operating conditions and Figure 1.




FIGURE 12 - 3½ DIGIT VOLTMETER WITH LOW COMPONENT COUNT

## 3½ DIGIT VOLTMETER WITH LOW COMPONENT COUNT USING COMMON CATHODE DISPLAYS

The 3½ digit voltmeter of Figure 12 is an example of the use of the MC14433 in a system with a minimum of components. This circuit uses only 11 components in addition to the MC14433 to operate the MC14433 and drive the LED displays.

In this circuit the MC14511B provides the segment drive for the 3% digits. The MC1413 provides sink for digit current. (The MC1413 is a device with 7 Darlingtons with common emitters.) The worst case digit current is 7 times the segment current at % duty cycle. The peak segment current is limited by the value of R. The current for the display flows from VDD (+5V) to ground and does not flow through the VEE (negative) supply. The minus sign is controlled by one section of the MC1413 and is turned off by shunting the current through RM to ground, bypassing the minus sign LED. The minus sign is derived from the Q2 output. The decimal point brightness is controlled by resistor RDp. Since the brightness and the type and size of LED display are the

choice of the designer, the values of resistors R,  $R_{M}$ ,  $R_{DP}$ , and  $R_{R}$  that govern brightness are not given.

During an overrange condition the 3½ digit display is blanked at the BI pin on the MC14511B. The decimal point and minus sign will remain on during a negative overrange condition. In addition, an alternate overrange circuit with separate LED is shown.

#### 3½ DIGIT VOLTMETER WITH LCD DISPLAY

A circuit for a 3½ digit voltmeter with a liquid crystal display is shown in Figure 13. Three MC14543B LCD latch/decoder/display drivers are used to demultiplex, decode the three digits, and drive the LCD. The half digit and polarity are demultiplexed with the MC14013B dual D flip-flop.

Since the LCD is best driven by an ac signal across the LCD, the low-frequency square wave drive for the LCD is derived from the MC14024B binary counter which divides the digit select output from the A/D. This low frequency square wave is connected to the backplane of the LCD and to the individual segments through the combination of the output cir-

0.1 μF 470 k 0.1 µF MC14024B C02 R1 DS3 DS2 AG MC14433 01 Q3 300 k 1/4 MC14070B Q ½ Digit ō 1/4 MC14070B BI D C B A PhLD 1/2 MC14013B MC14543B MC14543B MC14543B Plus Sign q f e d c b a q fedcba fedcba Q 1/4 MC14070B Minus Sign

 $\bigcirc$  $\bigcirc$ 

FIGURE 13 - 3½ DIGIT VOLTMETER WITH LCD DISPLAY

cuitry of the MC14543B and the exclusive OR gates at the outputs of the MC14013B. Alternatively the square wave can be derived from a 50/60 Hz input signal when available.

The minus sign and the decimal point to the right of the half digit are connected to the inverted low frequency square wave signal. Unused decimal points are tied directly to the low frequency square wave.

The system shown operates from two power supplies (plus and minus). Alternatively one supply can be used when  $\ensuremath{\text{V}_{\text{SS}}}$  is connected to  $\ensuremath{\text{V}_{\text{EE}}}.$  In this case a level must be set for analog ground, VAG, which must be at least 2.8 V above VFF. This circuit may be implemented with a resistor network, resistor/forward-biased diode network or resistorzener diode network. For example, a 9 V supply can be used with 3 V between VAG and VEE, leaving 6 V for VDD to VAG. This system leaves a comfortable margin for battery degeneration (end of life). Two versions of this circuit for single supply operation is shown in Figure 14.

For panel meter operation from a single 5 V supply, a negative supply can be generated as shown in Figure 18.

FIGURE 14 - TWO CIRCUITS FOR GENERATION OF Vref AND VAG FROM A SINGLE SUPPLY

O

0





FIGURE 15 – 3½ DIGIT AUTORANGING MULTIMETER



#### 3½ DIGIT AUTORANGING MULTIMETER

An autoranging multimeter including ac and dc voltage ranges from 200 mV to 200 V, ac and dc current from 2 mA to 2 A fullscale and resistance ranges from 2 k $\Omega$  to 2 M $\Omega$  fullscale is shown in Figure 15. In this multimeter only two input packs are required for all ranges and functions, eliminating the need for changing leads on the instrument when changing ranges or functions. Although only four ranges are provided for each function, the technique used may be expanded to more ranges if desired. Range switching uses mechanical relays. However, the relays may be replaced with solid state analog switches.


The MC14433 provides the overrange and underrange control signals for the automatic ranging circuits. For additional information, see Motorola Application Note AN-769, "Autoranging Digital Multimeter Using the MC14433 CMOS A/D Converter."

#### PARALLEL BCD DATA OUTPUT CIRCUIT

The output of the MC14433 may be demultiplexed to produce parallel BCD data as shown in Figure 16. Two levels of latches are required for a complete demultiplexing of the data since the outputs of the MC14042B latches change sequentially with the DS1 to DS4 strobe pulses. To key output validity to one leading edge, i.e., that of the EOC signal of the MC14433, information is transferred to the second set of latches (MC14175B latches). A single set of latches can be used when reading of output is restricted to within 12,000 clock pulses after EOC. This requires synchronous system operation with respect to the BCD data bus.

In this system the output ground level is V<sub>SS</sub>. In most cases, a two supply system with V<sub>SS</sub> connected to V<sub>AG</sub> is recommended. This allows connecting analog ground and digital ground together without destroying a power supply. This circuit works well with that of Figure 12.

FIGURE 16 - DEMULTIPLEXING FOR MC14433 BCD DATA






FIGURE 17 - CHANNEL DATA ACQUISITION HARDWARE

#### 8 CHANNEL DATA ACQUISITION NETWORK

Figure 17 shows an 8-channel data acquisition network using the MC14433 and an MC6800 microprocessor system. The interface between the microprocessor data bus and the A/D system is done with an MC6821 PIA. One half of the PIA is used with the BCD and digit select outputs of the MC14433, while the second half of the PIA selects the chan-

nel to be measured via the MC14051B analog multiplexer. Control lines CB1 and CB2 are used for data flow control and are connected to DU and EOC of the MC14433.

A more detailed explanation of this system including the actual software required for the M6800 microprocessor may be found in Motorola Application Note AN-770, "Data Acquisition Networks With NMOS and CMOS."




FIGURE 18 - NEGATIVE SUPPLY GENERATED FROM POSITIVE SUPPLY

## NEGATIVE SUPPLY GENERATED FROM POSITIVE SUPPLY

When only +5 V is available, a negative supply voltage can be generated with the circuit of Figure 18 using one MC14049UB. Two inverters from CMOS hex inverter are used as an oscillator ( $\approx$ 3 kHz) with the remaining inverters used as buffers for higher current output. The square wave output from the oscillator is level-translated to a negative going signal. This signal is rectified and filtered. A VDD voltage of +5 V for the hex buffer will result in a -4.3 V no load output voltage while the output with a 2 mA load is  $\approx$ 3.4 V.



### MC14435

#### 3-1/2 DIGIT A/D LOGIC SUBSYSTEM

The MC14435 A/D Logic is designed specifically for use in a dual-slope integration A/D converter system.

The device consists of 3-1/2 digits of BCD counters, 13 memory latches, and output multiplexing circuitry. An internal clock oscillator is provided to generate system timing and to set the output multiplexing rate. A single capacitor is required to set the oscillator frequency.

- On-Chip Clock to Control Digit Select, Multiplexing, and BCD Counters Simultaneously
- Multiplexed BCD Output
- Built-In 100-Count Delay for Accurate System Conversion of Low-Level Inputs
- System Over-Range Output
- Linear Companion Device Available From Motorola (MC1405L/1505L)
- Supply Voltage Range = 3.0 Vdc to 18 Vdc (MC14435 EFL/FL/FP) = 3.0 Vdc to 6.0 Vdc (MC14435EVL/VL/VP)

#### MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8.)

Rating	Symbol	Value	Unit
DC Supply Voltage MC14435EFL/FL/FP MC14435EVL/VL/VP	V <sub>DD</sub>	+18 to -0.5 +6.0 to -0.5	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	V <sub>DD</sub> +0.5 to V <sub>SS</sub> -0.5	Vdc
DC Current Drain per Pin	1 .	10	mAdc
Operating Temperature Range MC14435EFL/EVL MC14435FL/FP/VL/VP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°c


#### PRODUCT CANCELLED

Refer to Other A/D Converters Listed in the Function Selector Guide of This Book


#### **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

3-1/2 DIGIT A/D LOGIC SUBSYSTEM









#### MC14442

#### ANALOG-TO-DIGITAL CONVERTER (ADC)


The MC14442 ADC is a 28-pin bus-compatible 8-bit A/D converter with additional digital input capability. The device operates from a single 5 V supply and provides direct interface to the MPU data bus used with all Motorola M6800 family parts. It performs an 8-bit conversion in 32 machine cycles and allows up to 11 analog inputs. In addition, the part can accept up to 6 digital inputs. These inputs are designed to be either analog or digital inputs. All necessary logic for software configuration, channel selection, conversion control and bus interface is included.


- Direct Interface to M6800 Family MPUs
- Dynamic Successive Approximation A/D
- 32 μs Conversion at f<sub>E</sub>=1.0 MHz
- Ratiometric Conversion
- Completely Programmable
- Completely Software Compatible with the MC14444 ADC
- 5 Dedicated Analog Inputs
- 6 Inputs Usable for Either Analog or Digital Signals
- Completely TTL Compatible Inputs at Full Speed with Supply Voltage of 5 V ± 10%

#### **CMOS LSI**

(LOW-POWER SILICON GATE COMPLEMENTARY MOS)

MICROPROCESSOR-COMPATIBLE ANALOG-TO-DIGITAL CONVERTER





#### MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage (Referenced to VSS)	-0.5 to +6.5	. V .
Vin	DC Input Voltage (Referenced to VSS)	-0.5 to V <sub>CC</sub> +0.5	V
Vout	DC Output Voltage (Referenced to VSS)	-0.5 to V <sub>CC</sub> +0.5	V
lin	DC Input Current, per Pin	± 10	mA
lout	DC Output Current, per Pin	± 10	mA ·
IDD	DC Supply Current, V <sub>DD</sub> and V <sub>SS</sub> Pins	± 20	mA
PD	Power Dissipation, per Package <sup>†</sup>	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (10-Second Soldering)	300	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur.

†Power Dissipation Temperature Derating:
Plastic "P" Package: – 12mW/°C from 65°C to 85°C

Ceramic "L" Package: no derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS≤(Vin or  $V_{out} \le V_{DD}$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

Min

Max

Unit

#### DC ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5.0 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ , $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Conditions	Min	Max	Unit
Bus Control Inputs (R/W, Enable, Reset, RS1, CS)					
Input High Voltage	VIH		2.0	-	V
Input Low Voltage	VIL		-	0.8	V
Input Leakage Current	lin	V <sub>in</sub> =0 to 5.5 V	-	±1	μА
Data Bus (D0-D7)					
Input High Voltage	VIH		2.0		٧
Input Low Voltage	.V <sub>IL</sub>		-	0.8	V
Three-State (Off State) Input Leakage Current	ITSI	V <sub>DD</sub> =5.5 V, V <sub>SS</sub> ≤V <sub>in</sub> ≤V <sub>DD</sub>	-	± 10	μА
Output High Voltage	VoH	I <sub>OH</sub> = - 1.6 mA	2.4	-	V
Output Low Voltage	VOL	I <sub>OL</sub> = 1.6 mA	_	0.4	V
Peripheral Inputs (P0-P5)					
Input High Voltage	V <sub>IH</sub> .		2.0	_	V
Input Low Voltage	VIL		-	0.8	V
Input Leakage Current	lin	V <sub>DD</sub> =5.5 V, V <sub>SS</sub> ≤V <sub>in</sub> ≤V <sub>DD</sub>	-	± 1.0	μA
Current Requirements					
Supply Current	lDD	V <sub>DD</sub> =5.5 V		10	mA
Input Current, V <sub>ref</sub>	ref	V <sub>ref</sub> =4.5 to 5.5 V	-	800	μΑ

#### ANALOG CHARACTERISTICS (TA = -40°C to 85°C) Characteristic


Analog Multiplexer				
Leakage Current	Leakage current between all deselected analog inputs and any selected analog input with all analog input voltages between VSS and VDD	-	± 500	nA
A/D Converter (VSS=0 V,	V <sub>AG</sub> =0 V, 4.5 V≤V <sub>ref</sub> ≤V <sub>DD</sub> ≤5.5 V)			
Resolution	Number of bits resolved by the A/D	8	-	Bits
Nonlinearity	Maximum deviation from the best straight line through the A/D transfer characteristic	_	± ½	LSB
Zero Error	Difference between the output of an ideal and an actual A/D for zero input voltage	-	± ½	LSB
Full-Scale Error	Difference between the output of an ideal and an actual A/D for full-scale input voltage		± ½	LSB
Total Unadjusted Error	Maximum sum of Nonlinearity, Zero Error, and Full-Scale Error	-	± ½	LSB
Quantization Error	Uncertainty due to converter resolution	-	± ½	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	-	± 1.0	LSB
Conversion Time	Total time to perform a single analog-to-digital conversion	_	32	E cycles
Sample Acquisition Time	Time required to sample the analog input	_	12	E cycles

Description

AC CHARACTERISTICS ( $T_A = -40^{\circ}$  to  $85^{\circ}$ C) (See Figure 1)

Characteristic	Signal	Symbol	Min	Max	Unit
Enable Clock Cycle Time (1/f <sub>E</sub> )	E	t <sub>cyc(E)</sub>	943	T	ns
Enable Clock Pulse Width, High	E	PW <sub>H(E)</sub>	440	-	ns
Enable Clock Pulse Width, Low	E	PW <sub>L(E)</sub>	410	-	ns
Clock Rise Time	E	t <sub>r(E)</sub>		25	ns
Clock Fall Time	· E-	t <sub>f(E)</sub>		30	ns
Address Setup Time	RS1, R/W, CS	tAS	. 145	_	ns
Data Delay (Read)	D0-D7	tDDR		335	ns
Data Setup (Write)	D0-D7	t <sub>DSW</sub>	185	-	ns
Address Hold Time	RS1, R/W, CS	t <sub>AH</sub>	10		ns
Input Data Hold Time	D0-D7	tDHW	10	man .	ns
Output Data Hold Time	D0-D7	tDHR	10	. —	ns
Input Capacitance	P0-P5,	C <sub>in</sub>	-	55	pΕ
	AN0-AN10,				
	R/W, E, RS1,	1		15	
	CS, RESET		1		
Three-State Output Capacitance	D0-D7	Cout	gg 4 g — 4	15	pF

FIGURE 1 - BUS TIMING



#### PIN FUNCTIONS

Pin No.	Pin Name	Function	Туре
1	VAG	A/D Converter Analog Ground	Supply
2	V <sub>SS</sub>	Digital Ground	Supply
3	D7	Data Bus Bit 7 (MSB)	input/Output
4	D6	Data Bus Bit 6	Input/Output
5	D5	Data Bus Bit 5	Input/Output
6	D4	Data Bus Bit 4	Input/Output
7	D3	Data Bus Bit 3	Input/Output
8	D2	Data Bus Bit 2	Input/Output
9	D1	Data Bus Bit 1	Input/Output
10	. D0	Data Bus Bit 0 (LSB)	Input/Output
- 11	R/W	Read/Write	Input
12	E	Enable Clock ( $\phi$ 2)	Input
13	RS1	Register Select	Input
14	<del>CS</del>	Chip Select	Input
15	Reset	Reset	Input
16	P5(AN7)	Digital Port or Analog Channel 7	Input
17	P4(AN6)	Digital Port or Analog Channel 6	Input
18	P3(AN9)	Digital Port or Analog Channel 9	Input
19	P2(AN8)	Digital Port or Analog Channel 8	Input
20	P1(AN11)	Digital Port or Analog Channel 11	Input
21	P0(AN10)	Digital Port or Analog Channel 10	Input
22	AN5	Analog Channel 5	Input
23	AN4	Analog Channel 4	Input
24	AN3	Analog Channel 3	Input
25	AN2	Analog Channel 2	Input
26	AN0	Analog Channel 0	Input
27	V <sub>DD</sub>	Supply Voltage	Supply
28	V <sub>ref</sub>	A/D Converter Positive Reference Voltage	Input

#### MC14442 MPU INTERFACE SIGNALS

Bidirectional Data Bus (D0-D7) — The bidirectional data lines D0-D7 comprise the bus over which data is transferred parallel to and from the MPU. The data bus output drivers are three-state devices that remain in the high-impedence state except during an MPU read of an ADC data register.

Enable Clock (E) — The enable clock provides two functions for the MC14442. First, it serves to synchronize data transfers into and out of the ADC. The timing of all other exernal signals is referenced to the leading or trailing edge of the enable clock. Secondly, the enable clock is used internally to derive the necessary SAR A/D conversion clocks. Because this conversion is a dynamic process, enable clock must be a continuous signal into the ADC during an A/D conversion.

Read/Write (R/ $\overline{W}$ ) — The R/ $\overline{W}$  signal is provided to the MC14442 to control the direction of data transfers to and from the MPU. A low state on this line is required to transfer data from the MPU to the ADC control register. A high state is required on R/ $\overline{W}$  to transfer data out of either of the ADC data registers.

Reset (Reset) — The reset line supplies the means of externally forcing the MC14442 into a known state. When a low is applied to the Reset pin, the start conversion bit of the control register is cleared. Analog channel 0 is automatically selected by the analog multiplexer. The A/D status bit is also cleared. Any A/D results present in the Analog Data register are not affected by a reset. Reset forces the data bus output drivers to the high-impedance state. The internal byte pointer (discussed in the following pages) is set to point to the most significant byte of any subsequently selected internal register. In order to attain an internally stable reset state, the Reset pin must be low for at least one complete enable clock cycle.

Chip Select (CS) — Chip select is an active-low input used by the MPU system to enable the ADC for data transfers. No data may be passed to or from the ADC through the data bus pins unless CS is in a low state. A selection of MPU address lines and the M6800 VMA signal or its equivalent should be utilized to provide chip select to the MC14442.

#### MC14442 ANALOG INPUTS AND DIGITAL INPUTS

(Refer to the ADC Block Diagram)

Dedicated Analog Channels (AN0, AN2-AN5) — These input pins serve as dedicated analog channels subject to A/D conversions. These channels are fed directly into the internal 12-to-1 analog multiplexer which feeds a single analog voltage to the A/D converter.

Shared Analog Channels (AN6-AN11) — These input pins are also connected to the analog multiplexer and may be used as analog channels for A/D conversion. However, these pins may also serve as digital input pins as described next.

Shared Digital Inputs (P0-P5) — P0-P5 comprise a 6-bit digital input port whose bits may also serve as analog channels. The state of these inputs may be read at any time from the ADC digital data register. The function of these pins is not programmed, but instead is simply assigned by the system designer on a pin-by-pin basis.

**CAUTION:** Digital values read from the P0-P5 bit locations do not guarantee the presence of true digital input levels on these pins. P0-P5 pass through a TTL-compatible input buffer and into the digital data register. These buffers are designed with enough hysteresis to prevent internal oscillations if an analog voltage between 0.8 and 2 V is present on one or more of these six pins.

#### MC14442 SUPPLY VOLTAGE PINS

Positive Supply Voltage (V<sub>DD</sub>) — V<sub>DD</sub> is used internally to supply power to all digital logic and to the chopper stabilized comparator. Because the output buffers connected to this supply must drive capacitive loads, ac noise on this supply line is unavoidable internally. Analog circuits using this supply within the MC14442 were designed with high V<sub>DD</sub> supply rejection; however, it is recommended that a filtering capacitance be used externally between V<sub>DD</sub> and V<sub>SS</sub> to filter noise caused by transient current spikes.

Ground Supply Voltage (VSS) - VSS should be tied to system digital ground or the negative terminal of the VDD power source. Again, the output buffers cause internal noise on this supply, so analog circuits were designed with high VSS rejection.

Positive A/D Reference Voltage (V<sub>ref</sub>) — This is the voltage used internally to provide references to the analog comparator and the digital-to-analog converter used by the SAR A/D. The analog-to-digital conversion result will be ratiometric to V<sub>ref</sub> — V<sub>AG</sub> (full scale). Hence V<sub>ref</sub> should be a very noise-free supply. Ideally V<sub>ref</sub> should be single-point connected to the voltage supply driving the system's transducers. V<sub>ref</sub> may be connected to V<sub>DD</sub>, but degradation of absolute A/D accuracy may result due to switching noise on V<sub>DD</sub>.

A/D Ground Reference Voltage (VAG) — This supply is the ground reference for the internal DAC and several reference voltages supplied to the comparator. It should also be noise-free to guarantee A/D accuracy. Absolute accuracy

may be degraded if VAG is wired to VSS at the ADC package unless VSS has been sufficiently filtered to remove switching noise. Ideally VAG should be single-point grounded to the system analog ground supply.

#### MC14442 INTERNAL REGISTERS

The MC14442 ADC has three 16-bit internal registers. Each register is divided into two 8-bit bytes: a most significant (MS) byte (bits 8-15) and a least significant (LS) byte (bits 0-7). Each of these bytes may not be addressed externally, but instead are normally addressed by a single 16-bit instruction such as the M6800 LDX instruction. An internal byte pointer selects the appropriate register byte during the two E cycles of a normal 16-bit access. In keeping with the M6800 X register format, the pointer points first to the MS byte of any selected register. After the E cycle in which the MS byte is accessed, the pointer will switch to the LS byte and remain there for as long as chip select is low. The pointer moves back to the MS byte on the falling edge of E after the first complete E cycle in which the ADC is not selected. (See Figure 2a for more detail.) The MS byte of any register may also be accessed by a simple 8-bit instruction as shown in Figure 2b. However, the LS byte of all registers may be accessed only by 16-bit instructions as described above. By connecting the ADC register select (RS1) to the MPU address line A1, the three registers may be accessed sequentially by 16-bit operations.


**CAUTION:** RS1 should **not** be connected to address line A0 and the addressing of the ADC should be such that RS1 does not change states during a 16-bit access.

#### INTERNAL REGISTER ADDRESSING


į	Add	ressing	Signal	s	A CONTRACTOR OF THE CONTRACTOR
	Reset	ĊŚ	R/W	RS1	ADC Response
	0	, X	Х	X	Reset
	1	0	0	0	No Response
	. 1	0	0	1	MPU Write to Control Register
	1	0	1	0	MPU Read from Analog Data Register
	1	0	1	. 1	MPU Read from Digital Data Register
	1	1 .	X	Х	Chip Deselected (No Response)

FIGURE 2 - ADC ACCESS TIMING






b - Typical 8-Bit ADC Access



#### MC14442 CONTROL REGISTER (Write Only)



Analog Multiplexer Address (A0-A3) — These four address bits are decoded by the analog multiplexer and used to select the appropriate analog channel as shown below.

will begin immediately after the completion of the control register write.

Unused Bits (X) — Bits 4-7 and 9-15 of the ADC Control

Register are not used internally.

channel are necessary.

.

 Hexadecimal Address (A3 = MSB)
 Select

 0
 AN0

 1
 Vref

 2-5
 AN2-AN5


 6-B
 AN6-AN11

 C-F
 Undefined

Start A/D Conversion (SC) - When the SC bit is set to a logical 1, an A/D conversion on the specified analog channel

NOTE: A 16-bit control register write is required to change the analog multiplexer address. However, 8-bit writes to the MC14442 can be used to initiate an A/D conversion if the analog MUX is already selecting the desired channel. This is useful when repeated conversions on a particular analog

# MC14442 ANALOG DATA REGISTER (Read Only)




A/D Result (R0-R7) — The LS byte of the analog data register contains the result of the A/D conversion. R7 is the MSB, and the converter follows the standard convention of assigning a code of \$FF to a full-scale analog voltage. There are no special overflow or underflow indications.

A/D Status (EOC) — The A/D status bit is set whenever a conversion is successfully completed by the ADC. The status

bit is cleared by either an 8-bit or a 16-bit MPU write to the ADC control register. The remainder of the bits in the MS byte of the analog data register are always set to a logical 0 to simplify MPU interrogation of the ADC status. For example, a single M6800 TST instruction can be used to determine the status of the A/D conversion.

# MC14442 DIGITAL DATA REGISTER (Read Only)



 $\mbox{ Logical Zero (0) } - \mbox{ These bits are always read as logical zero.}$ 

**Analog Multiplexer Address (A0-A3)** — The number of the analog channel presently addressed is given by these bits.

**Shared Digital Port (P0-P5)** — The voltage present on these pins is interpreted as a digital signal and the corresponding states are read from these bits.

WARNING: A digital value will be given for each pin even if some or all of the pins are being used as analog inputs.

### ANALOG SUBSYSTEM

(See Block Diagram)

#### General Description

The analog subsystem of the MC14442 is composed of a 12-channel analog multiplexer, an 8-bit capacitive DAC (digital-to-analog converter), a chopper-stabilized comparator, a successive approximation register, and the necessary control logic to generate a successive approximation routine.

The analog multiplexer selects one of twelve channels and directs it to the input of the capacitive DAC. A fully-capacitive DAC is utilized because of the excellent matching characteristics of thin-oxide capacitors in the silicon-gate CMOS process. The DAC actually serves several functions. During the sample phase, the analog input voltage is applied to the DAC which acts as a sample-and-hold circuit. During the conversion phase, the capacitor array serves as a digital-to-analog converter. The comparator is the heart of the ADC; it compares the unknown analog input to the output of the DAC, which is driven by a conventional successive-approximation register. The chopper-stabilized comparator was designed for low offset voltage characteristics as well as VDD and VSS power supply rejection.

#### **Device Operation**

An A/D conversion is initiated by writing a logical 1 into the SC bit of the ADC control register. The MC14442 allows 2 enable clock cycles for the write into the control register even if only one byte is written. In this case, the second E cycle does not affect any internal registers. During the next 12½ enable cycles following a write command, the analog multiplexer channel is selected and the analog input voltage is stored on the sample and hold DAC. It is recommended that an input source impedance of 10  $K\Omega$  or less be used to allow complete charging of the capacitive DAC.

During cycle 13 the A/D is disconnected from the multiplexer output and the successive approximation A/D routine begins. Since the analog input voltage is being held on an internal capacitor for the entire conversion period, it is required that the enable clock run continuously until the A/D conversion is completed. The new 8-bit result is latched into the analog data register on the rising edge of cycle 32. At this point the end of conversion bit (EOC) is set in the analog data register MS byte. (See Figure 3, A/D Timing Sequence.)

**NOTE:** The digital data register or the analog data register may be read even if an A/D conversion is in progress. If the analog data register is read during an A/D conversion, valid results from the previous conversion are obtained. However, the EOC bit will be clear (logic 0) if an A/D conversion is in progress.

#### FIGURE 3 - A/D TIMING SEQUENCE





FIGURE 4 — TYPICAL MC14442 APPLICATION IN A CLIMATE CONTROLLER ROM





# MC14443 MC14447

#### ANALOG-TO-DIGITAL CONVERTER LINEAR SUBSYSTEM

The MC14443 and the MC14447 are 6-channel, single-slope, 8-10 bit analog-to-digital converter linear subsystems for microprocessor-based data and control systems. Contained in both devices are a one-of-8 decoder, an 8-channel analog multiplexer, a buffer amplifier, a precision voltage-to-current converter, a ramp start circuit, and a comparator. The output driver of the MC14443's comparator is an open-drain N-channel which provides a sinking current. The output driver of the MC14447's comparator is a standard B-Series P-Channel, N-Channel pair


A processor system (such as the MC141000 or MC146805) provides the addressing, timing, counting, and arithmetic operations required for implementing a full analog-to-digital converter system. A system made up of a processor and the linear subsystem has features such as automatic zeroing and variable scaling (weighting) of six separate analog channels.


- Quiescent Current 0.8 mA Typical at VDD=5 V
- Single Supply Operation +4.5 to +18 Volts
- Direct Interface to CMOS MPUs
- Typical Resolution 8 Bits
- Typical Conversion Cycle as Fast as 300 μs
- Ratio Metric Conversion Minimizes Error
- Analog Input Voltage Range: VSS to VDD − 2 V
- Chip Complexity: MC14443 150 FETs MC14447 — 151 FETs


### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

MICROPROCESSOR-BASED ANALOG-TO-DIGITAL CONVERTER







MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	- V
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> +0.5	V
DC Input Current, per Pin	lin	± 10	mA
Operating Temperature Range	TA	- 40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ .

ELECTRICAL CHARACTERISTICS (Voltage Referenced to VSS)

		V <sub>DD</sub>	-4	0°C	1	25°C		85	°C	
Characteristic	Symbol	V	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage - Comparator "O" Lev	el V <sub>OL</sub>	5.0		0.05	_	0.01	0.05	_	0.05	V
V <sub>in</sub> @ Pin 4=0 V		10	-	0.05	·	0.01	0.05		0.05	1.0
		15		0.05		0.01	0.05	_	0.05	
V <sub>in</sub> @ Pin 4 = 1.0 V "1" Lev	el VoH	5.0	4.95		4.95	4.99		4.95	-	, V
$(R_{pullup} = 10 \text{ k}\Omega, MC14443 \text{ only})$		10	9.95	-	9.95	9.99		9.95	-	
		15	14.95	–	14.95	14.99	_	14.95		
Input Voltage-Address, Ramp Start "0" Lev	el V <sub>IL</sub>		1							V
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$		5.0	-	1.5		2.25	1.5	1	1.5	
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$		10	-	3.0	-	4.50	3.0	-	3.0	1
$(V_0 = 13.5 \text{ or } 1.5 \text{ V})$		15	***;	4.0		6.75	4.0	-	4.0	
"1" Lev	el V <sub>IH</sub>	5.0	3.5		3.5	2.75		3.5	100	٧
$(V_0 = 1.0 \text{ or } 9.0 \text{ V})$	1 1 1 1 1 1	10	7.0		7.0	5.50		7.0	=	17 3 59
$(V_0 = 1.5 \text{ or } 13.5 \text{ V})$		15	11.0		11.0	8.25		11.0		
Output Drive Current - Comparator	ІОН	1	11.0		111.0	0.20		11.0		mA
V <sub>in</sub> @ Pin 4 = 1.0 V (MC14447 only)	I 'OH					The Ty	January St.			III/A
(V <sub>OH</sub> = 2.5 V)		5.0	- 2.5	_	- 2.1	-4.2		- 1.7		
(V <sub>OH</sub> =4.6 V)		5.0	- 0.52		- 0.44	-0.88	_	-0.36		
(V <sub>OH</sub> =9.5 V)		10	- 1.3		- 1.1	- 2.25	A 40	-0.9	-	
$(V_{OH} = 13.5 \text{ V})$		15	-3.6	, - ,	-3.0	-8.8		-2.4	j.— j.	
V <sub>in</sub> @ Pin 4=0 V	lOL									mΑ
$(V_{OL} = 0.4 \text{ V})$		5.0	0.52	-	0.44	0.88	-	0.36		
$(V_{OL} = 0.5 \text{ V})$	va selejaja	10	1.3		1.1	2.25	-	0.9		
$(V_{OL} = 1.5 \text{ V})$		15	3.6	-	3.0	8.8		2.4	-	
Input Current-Address, Ramp Start	lin	15		±0.3	· · · ·	-	±0.3	1-7	± 1.0	μΑ
Input Current — Analog Inputs	lin	15			- 1	± 0.1	±50		-	nΑ
Input Capacitance – Address, Ramp Start Vin – 0 V	C <sub>in</sub>	15	-,	<del>-</del> -	√. <del>T</del> 11.	5.0	7.5	-	-	рF
Quiescent Current	IDD	5	-	_	1 - 1	0.8	1.5			mΑ
		10	- 1	·	7 - 11 -	1.5	-	-	-	
		15	1 -	-		1.7	3.0	-	1	
Crosstalk Between Any Two Input Channels	VCr	-	-	-	_	0	4.0	-	_	mV
Reference Current Range	l <sub>R</sub>		-	-	10	- ·	50	-	\$ <del>*</del>	μΑ
Channel Input Voltage Range	VAI	5		. <del>-</del> 1	0	-	3.0	-	-1	٧
		10		1-1	0	-	8.0		1-	- 201
		15		-	0	-	13.0	-		
Buffer Amplifier Output Offset	V <sub>BO</sub>	5		- 1		0.285	-			V
	13.0	10	-	J 1		0.400	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	-	1	100
		15	-			0.420				
Comparator Threshold	VTC	5	-	-	0	0.195	VBO	-	7	V
		10 15	1 - 1		0	0.275	Vво		100	
Deference Valley D						0.290	V <sub>BO</sub>	_		
Reference Voltage Range	V <sub>ref</sub>	5	-	-	2.0	- '	3.0 8.0			V
		15	_	_	2.0	_	13.0			
Conversion Linearity	L <sub>C</sub>	10			2.0		10.0	_		% Full
C>100 pF, V <sub>A1</sub> =0 to 2.5 V, V <sub>ref</sub> =2.5 V	-C	5	_	- 1	-0.5		+0.5		_	% Full Scale
$V_{AI} = 0 \text{ to } 2.5 \text{ V}, \text{ V}_{ref} = 2.5 \text{ V}$	-	10	_	_	- 0.5 - 0.5	_	+0.5		_	oraid
$V_{Al} = 0$ to 12.0 V, $V_{ref} = 12.0$ V		15	_		- 0.5		+0.5			
- Al 0 to 12.0 1, 11g1 12.0 1		L."	L I	اـــــــــــــــــــــــــــــــــــــ	0.0		T 0.5			

#### SWITCHING CHARACTERISTICS (C1 = 50 pF, TA = 25°C)

Characteristic	Symbol	V <sub>DD</sub> V	Min	Тур	Max	Unit
Output Rise Time—Comparator (MC14447 only)	<sup>t</sup> TLH	5.0	_	120	240	ns
and the grant of the control of the		10		75	150	
		15	-	65	130	
Output Fall Time—Comparator	tTHL	5.0	-	250	500	ns
		10	-	350	700	
		15	-	650	1300	
Propagation Delay Time—Comparator MC14443	tPLH	5.0	_	550	1100	ns
(R <sub>L</sub> = 10 k to V <sub>DD</sub> )	7.1	10	_	500	1000	1.
		15	_	550	1100	
	tPHL	5.0	-	350	700	ns
	1	10	-	300	600	
		15	-	300	600	-
MC14447	tPLH	5.0	_	600	1200	ns
	1	10		475	950	
		15		500	1000	
	tPHL.	5.0	_	450	980	ns
		10	_	540	1080	
		15	_	750	1500	
Multiplexer Propagation Delay	tM	5.0	_	180	360	ns
		10		125	250	
		15	-	110	220	
Ramp Start Delay Time	tTS	5.0	-	40	80	ns
	1	10		25	50	
		15		20	40	
Acquisition Time*	tA	5.0	_	30	60	μs
C = 1000 pF		10	_	15	30	
$R_{ref} = 100 k\Omega$		15	_	14	28	

<sup>\*</sup> Acquisition Time includes multiplexer propagation delay, ramp start propagation delay and the time required to charge ramp capacitor to the selected input voltage.

#### PIN DESCRIPTIONS

A2, A1, A0, ANALOG MUX ADDRESS INPUTS (PINS 2, 1, 16) — These inputs determine the input voltage source to be presented to the measurement system according to the Truth Table shown in Figure 2.

Ramp Start, RAMP START (PIN 3) — When Ramp Start is low, the ramp capacitor is charged to a voltage associated with the selected input channel. When Ramp Start is brought high, the connection to the input channel is broken and the capacitor begins to ramp toward  $V_{SS}$ . See Figure 4.

Ramp Cap, RAMP CAPACITOR (PIN 4) — The ramp capacitor is used to generate a time period when discharged from a selected voltage via a precise reference current. A polystyrene or mylar capacitor is recommended. The value should be  $\geq 100~\text{pF}$  so that the board and stray capacitances have negligible effects. Large values of capacitance with the associated large leakage currents are not recommended because the leakage current must be insignificant in comparison to the minimum reference current (10  $\mu\text{A}$ ).

VSS, NEGATIVE POWER SUPPLY (PIN 5) - This is system ground.

Ref Current, REFERENCE CURRENT (PIN 6) — To discharge the ramp capacitor, the reference current is fixed via a resistor ( $R_{ref}$ ) to a positive supply from Pin 6. Typical current is equal to ( $V_{DD} - V_{ref} / R_{ref}$ .


Comp Out, COMPARATOR OUTPUT (PIN 7) — This output is low when the capacitor has reached the discharged voltage and is high otherwise. The MC14443 requires a pullup resistor on Pin 7 due to the open-drain configuration. The MC14447 does not require a pull-up resistor.

**Ref Voltage, REFERENCE VOLTAGE (PIN 8)** — This is the known voltage to which the unknown is compared.

INPUT CHANNELS (PINS 9, 10, 11, 12, 13, 15) — Input channels 1 through 6 are used to monitor up to six separate unknown voltages. Selection is via the address inputs.

 $^{
m V_{DD}}$ , POSITIVE POWER SUPPLY (PIN 14) - This pin is the package positive power supply pin.


#### FIGURE 1 - VOLTAGE TO PULSE WIDTH CONVERSION



#### FIGURE 2 - TRUTH TABLE

A2	A1	A0	Input Selected			
0	0	0	VSS	Channel 0 (ground)		
0	0	1	Ch 1	Channel 1		
0	1	0	Ch2	Channel 2		
0	1	1	Ch3	Channel 3		
1	0	0	Ch4	Channel 4		
1	0	1	Ch5	Channel 5		
1	1	0	Ch6	Channel 6		
1	1	1	$V_{ref}$	Channel 7 (External Reference)		

#### FIGURE 3 - TYPICAL APPLICATIONS CIRCUIT



# FIGURE 4 — SOFTWARE FLOW (CONVERSION SEQUENCE)

Step No.	A2	A1	A0	Ramp Start	Comment	
1.	1 .	1	1	0	Channel 7 Selected (Reference Voltage)	
2.	1	1	1	1	Record time until Pin 7 goes low	
3.	0	0	0	0	Channel 0 Selected (Ground)	
4.	0	0	0	1	Record time until Pin 7 goes low	
5.	0	0	1	0	Channel 1 Selected	
6.	0	0	1	1	Record time until Pin 7 goes low	
			Calcula	ite tCh7 - tCh0	g = t <sub>Ch7</sub> ' Step 2-Step 4	
	-	- (	Calcula	te tCh1 - tCh0	) = t <sub>Ch1</sub> ' Step 6 - Step 4	
		ei.	Calcu	ate Vunknown	n = V <sub>Ch7</sub> (t <sub>Ch1</sub> '/t <sub>Ch7</sub> ')*	
7.	0	1	0	0	Channel 2 Selected	
8.	0	1	0	1	Record time until Pin 7 goes low	
				Calculate tCh2	2 - tCh0 = tCh2'	
Calculate V <sub>unknown</sub> = V <sub>Ch7</sub> (t <sub>Ch2</sub> '/t <sub>Ch7</sub> ')†						
etc.						

<sup>\*</sup>Weighting of the analog signal on Channel 1.

<sup>&</sup>lt;sup>†</sup>Weighting of the analog signal on Channel 2.



### MC14444

#### ANALOG-TO-DIGITAL CONVERTER (ADC)


The MC14444 ADC is a 40-pin bus-compatible 8-bit A/D converter with additional digital I/O capability. The device operates from a single 5 V supply and provides direct interface to the MPU data bus used with all Motorola M6800 family parts. It performs an 8-bit conversion in 32 machine cycles at 1 MHz and allows for up to 15 analog inputs. In addition, the part has a 3-bit digital I/O port and can accept up to 9 digital inputs. Six of these inputs are designed to be either analog or digital inputs. All necessary logic for software configuration, channel selection, conversion control, bus interface and maskable interrupt capability is included.


- Direct Interface to M6800 Family MPUs
- Dynamic Successive Approximation A/D
- 32 μs Conversion at f<sub>F</sub> = 1.0 MHz
- Ratiometric Conversion
- Completely Programmable
- Polled or Interrupt Driven Operation
- 3 Dedicated Digital Inputs
- 3-Bit Digital I/O Port
- 9 Dedicated Analog Inputs
- 6 Inputs Usable for Either Analog or Digital Signals
- Completely TTL Compatible Inputs at Full Speed with Supply Voltage of 5 V ± 10%

### **CMOS LSI**

(LOW-POWER SILICON GATE COMPLEMENTARY MOS)

MICROPROCESSOR-COMPATIBLE ANALOG-TO-DIGITAL CONVERTER





#### MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
$v_{DD}$	DC Supply Voltage (Referenced to VSS)	-0.5 to +6.5	٧
V <sub>in</sub>	DC Input Voltage (Referenced to VSS)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to VSS)	-0.5 to V <sub>CC</sub> +0.5	V
lin	DC Input Current, per Pin	± 10	mA
lout	DC Output Current, per Pin	± 10	mA
IDD	DC Supply Current, V <sub>DD</sub> and V <sub>SS</sub> Pins	± 20	mA
PD.	Power Dissipation, per Package <sup>†</sup>	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (10-Second Soldering)	300	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

<sup>†</sup>Power Dissipation Temperature Derating:

Plastic "P" Package: -12mW/°C from 65°C to 85°C Ceramic "L" Package: no derating

Reference Input Current

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range V<sub>S</sub>S≤(V<sub>in</sub> or  $V_{out} \le V_{DD}$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

Characteristic		Symbol	Conditions	Min	Max	Unit
Bus Control Inputs (R/W, Enable, Reset, RS1,	CS)				-	
Input High Voltage		VIH		2.0	_	V
Input Low Voltage		VIL		_	0.8	V
Input Leakage Current		lin	V <sub>in</sub> =0 to 5.5 V		+1	μА
Interrupt Output (IRQ)						
Output Low Voltage		VOL	I <sub>Load</sub> = 1.6 mA	_	0.4	V
Output Leakage Current (Off State)		<sup>1</sup> LOH	V <sub>OH</sub> =V <sub>DD</sub> =5.5 V		10	μΑ
Data Bus (D0-D7)				<del>'</del>		
Input High Voltage		VIH		2.0	_	V
Input Low Voltage		VIL		_	0.8	V
Three-State (Off State) Input Leakage Current	· ·	ITSI	V <sub>DD</sub> =5.5 V, V <sub>SS</sub> ≤V <sub>in</sub> ≤V <sub>DD</sub>		± 10	μΑ
Peripheral I/O (DIO0-DIO2, DI3-DI5, P0-P5)		-				
Input High Voltage		V <sub>IH</sub>		2.0	_	V
Input Low Voltage		VIL			0.8	V
Input Leakage Current [	DI3-DI5, P0-P5	lin	V <sub>DD</sub> =5.5 V, V <sub>SS</sub> ≤V <sub>in</sub> ≤V <sub>DD</sub>	-	± 1.0	μΑ
Output High Voltage	DIO0-DIO2	VoH	$I_{OH} = -0.19 \text{ mA}$	V <sub>DD</sub> - 0.4		V
Output Low Voltage	DI00-DI02	VoL	I <sub>OL</sub> = 0.975 mA		0.4	V
Three-State (Off State) Input Leakage Current	DI00-DI02	ITSI	$V_{DD} = 5.5 \text{ V},$ $V_{SS} \leq V_{out} \leq V_{DD}$	-	± 10	μΑ
Current Requirements						
Supply Current		IDD	$V_{DD} = 5.5 \text{ V, } f_E = 1 \text{ MHz}$		10	mA
Converter Input Current		I <sub>ADC</sub>	Analog input current at f <sub>E</sub> =1 MHz with multiplexer inputs between V <sub>SS</sub> and V <sub>DD</sub>	_	± 500	nA
D ( 1 10 1		+				

ref

 $V_{ref} = 4.5 \text{ to } 5.5 \text{ V}$ 

## MC14444


ANALOG CHARACTERISTICS (T<sub>A</sub> = -40°C to 85°C)

Characteristic	Description	Min	Max	Unit
Analog Multiplexer				
On Resistance	Resistance between each analog input and multiplexer output	112/33	5	kΩ
Leakage Current	Leakage current between all deselected analog inputs and any selected analog input with all analog input voltages between VSS and VDD	<u> </u>	± 400	nA
A/D Converter (VSS=0 V, \	V <sub>AG</sub> =0 V, 4.5 V≤V <sub>ref</sub> ≤V <sub>DD</sub> )			
Resolution	Number of bits resolved by the A/D	8	1 - 1	Bits
Nonlinearity	Maximum deviation from the best straight line through the A/D transfer characteristic		± ½	LSB
Zero Error	Difference between the output of an ideal and an actual A/D for zero input voltage		± ½	LSB
Full-Scale Error	Difference between the output of an ideal and an actual A/D for full-scale input voltage	-	± ½	LSB
Total Unadjusted Error	Maximum sum of Nonlinearity, Zero Error, and Full-Scale Error	-	± ½	LSB
Quantization Error	Uncertainty due to converter resolution	-	± ½	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	-	± 1.0	LSB
Conversion Time	Total time to perform a single analog-to-digital conversion.		32	E cycles
Sample Acquisition Time	Time required to sample the analog input	-	12	E cycles


### AC CHARACTERISTICS ( $T_A = -40^{\circ}$ to 85°C) (See Figure 1)

Characteristic	Signal	Symbol	Min	Max	Unit
Enable Clock Cycle Time (1/f <sub>E</sub> )	E	t <sub>cycE</sub>	943		ns
Enable Clock Pulse Width, High	E	PWEH	440	-	ns
Enable Clock Pulse Width, Low	E	PW <sub>EL</sub>	410		ns
Clock Rise Time	E	tEr	-	25	ns
Clock Fall Time	E	t <sub>Ef</sub>	-	30	ns
Address Setup Time	RS1, R/W, CS	tAS	145		ns
Data Delay (READ)	D0-D7	t <sub>DDR</sub>	-	335	ns
Data Setup (WRITE)	D0-D7	tDSW	185	7 7 - 7	ns
Address Hold Time	RS1, R/W, CS	tAH	10		ns
Input Data Hold Time	D0-D7	tDHW	10	-	ns
Output Data Hold Time	D0-D7	tDHR	10		ns
Input Capacitance	AN0-AN15	Cin	T -	55	pF
	DI0-DI5, R/W, E, RS1, CS, RESET			15	
Three-State Output Capacitance	DIO0-DIO2 D0-D7	C <sub>out</sub>		15	pF
High-Impedance Output Capacitance	ĪRQ	Cout	-	15	pF

FIGURE 1 - BUS TIMING







#### PIN FUNCTIONS

Pin No.	Pin Name	Function	Туре
1	V <sub>AG</sub>	A/D Converter Analog Ground	Supply
2	VSS	Digital Ground	Supply
3	DI00	Digital Port	Input/Output
4	DIO1	Digital Port	Input/Output
5	DIO2	Digital Port	Input/Output
6	DI3	Digital Port	Input
. 7	DI4	Digital Port	Input
8	DI5	Digital Port	Input
9	D7	Data Bus Bit 7 (MSB)	Input/Output
10	D6	Data Bus Bit 6	Input/Output
11	D5	Data Bus Bit 5	Input/Output
12	D4	Data Bus Bit 4	Input/Output
13	D3	Data Bus Bit 3	Input/Output
14	D2	Data Bus Bit 2	Input/Output
15	D1	Data Bus Bit 1	Input/Output
16	D0	Data Bus Bit 0 (LSB)	Input/Output
17	R/W	Read/Write	Input
18	E	Enable Clock ( $\phi$ 2)	Input
19	RS1	Register Select	Input
20	<u>cs</u>	Chip Select	Input
21	Reset	Reset	Input
22	P5(AN15)	Digital Port or Analog Channel 15	Input
23	P4(AN14)	Digital Port or Analog Channel 14	Input
24	P3(AN13)	Digital Port or Analog Channel 13	Input
25	P2(AN12)	Digital Port or Analog Channel 12	Input
26	P1(AN11)	Digital Port or Analog Channel 11	Input
27	P0(AN10)	Digital Port or Analog Channel 10	Input
28	AN9	Analog Channel 9	Input
29	AN8	Analog Channel 8	Input
30 -	AN7	Analog Channel 7	Input
31	AN6	Analog Channel 6	Input
32	AN5	Analog Channel 5	Input
33	AN4	Analog Channel 4	Input
34	AN3	Analog Channel 3	Input
35	AN2	Analog Channel 2	Input
36	AN0	Analog Channel 0	Input
37	МО	Analog Multiplexer Output	Test Only
38	ĪRQ	Interrupt Request	Open-Drain Output
39	V <sub>DD</sub>	Supply Voltage	Supply
40	V <sub>ref</sub>	A/D Converter Positive Reference Voltage	Input

#### MC14444 MPU INTERFACE SIGNALS

**Bidirectional Data Bus (D0-D7)** — The bidirectional data lines D0-D7 comprise the bus over which data is transferred parallel to and from the MPU. The data bus output drivers are three-state devices that remain in the high-impedence state except during an MPU read of an ADC data register.

Enable Clock (E) — The enable clock provides two functions for the MC14444. First, it serves to synchronize data transfers into and out of the ADC. The timing of all other external signals is referenced to the leading or trailing edge of the enable clock. Secondly, the enable clock is used internally to derive the necessary SAR A/D conversion clocks. Because this conversion is a dynamic process, enable clock must be a continuous signal into the ADC during an A/D conversion.

**Read/Write (R/W)** — The R/W signal is provided to the MC14444 to control the direction of data transfers to and from the MPU. A low state on this line is required to transfer data from the MPU to the ADC control register. A high state is required on R/W to transfer data out of either of the ADC data registers.

Reset (RESET) — The reset line supplies the means of externally forcing the MC14444 into a known state. When a low is applied to the RESET pin, the start conversion, interrupt enable and I/O port data direction bits of the control register are cleared. Analog channel 0 is automatically selected by the analog multiplexer. The A/D status bit is also cleared. Any A/D results present in the Analog Data register are not affected by a reset. Reset forces the data bus and I/O port output drivers to the high-impedance state. The internal byte pointer (discussed in the following pages) is set to point to the most significant byte of any subsequently selected internal register. In order to attain an internally stable reset state, the RESET pin must be low for at least one complete enable clock cycle.

Chip Select  $\overline{\text{(CS)}}$  — Chip select is an active-low input used by the MPU system to enable the ADC for data transfers. No data may be passed to or from the ADC through the data bus pins unless  $\overline{\text{CS}}$  is in a low state. A selection of MPU address lines and the M6800 VMA signal or its equivalent should be utilized to provide chip select to the MC14444.

# MC14444 ANALOG INPUTS AND DIGITAL I/O (Refer to the ADC Block Diagram)

Dedicated Analog Channels (AN0, AN2-AN9) — These input pins serve as dedicated analog channels subject to A/D conversions. These channels are fed directly into the internal 16-to-1 analog multiplexer which feeds a single analog voltage to the A/D converter.

Shared Analog Channels (AN10-AN15) — These input pins are also connected to the analog multiplexer and may be used as analog channels for A/D conversion. However, these pins may also serve as digital input pins as described next.

3

Shared Digital Inputs (P0-P5) — P0-P5 comprise a 6-bit digital input port whose bits may also serve as analog channels. The state of these inputs may be read at any time from the ADC digital data register. The function of these pins is not programmed, but instead is simply assigned by the system designer on a pin-by-pin basis.

**CAUTION:** Digital values read from the P0-P5 bit locations do not guarantee the presence of true digital input levels on these pins. P0-P5 pass through a TTL-compatible input buffer and into the digital data register. These buffers are designed with enough hysteresis to prevent internal oscillations if an analog voltage between 0.8 and 2 V is present on one or more of these six pins.

Digital I/O Port (DIO0-DIO2) — These pins serve as a 3-bit digital I/O port. At reset the port is configured as an input and may be read from the ADC digital data register. The port may be programmed as an output by setting the DDIR bit in the control register to a logical 1. See the control register discussion for further details. When configured as an output, the DIO port will provide CMOS logic levels for limited dc load currents. (Refer to the Electrical Specifications for the dc drive capability of this port.) New output states are transferred to the external pins on the last falling edge of E during a 16-bit write to the control register. When configured as an input, the port will accept both TTL and CMOS logic levels

**Dedicated Digital Inputs (DI3-DI5)** — These three pins are dedicated as digital inputs whose values may be read from the ADC digital data register. They are also TTL and CMOS compatible.

#### MC14444 SUPPLY VOLTAGE PINS AND TEST PIN

Positive Supply Voltage (V<sub>DD</sub>) — V<sub>DD</sub> is used internally to supply power to all digital logic and to the chopper stabilized comparator. Because the output buffers connected to this supply must drive capacitive loads, ac noise on this supply line is unavoidable internally. Analog circuits using this supply within the MC14444 were designed with high V<sub>DD</sub> supply rejection; however, it is recommended that filtering capacitance be used externally between V<sub>DD</sub> and V<sub>SS</sub> to filter noise caused by transient current spikes.

**Ground Supply Voltage (VSS)** – VSS should be tied to system digital ground or the negative terminal of the  $V_{DD}$  power source. Again, the output buffers cause internal noise on this supply, so analog circuits were designed with high  $V_{SS}$  rejection.

Positive A/D Reference Voltage ( $V_{ref}$ ) — This is the voltage used internally to provide references to the analog comparator and the digital-to-analog converter used by the SAR A/D. The analog-to-digital conversion result will be ratiometric to  $V_{ref}$  —  $V_{ref}$  (full scale). Hence  $V_{ref}$  should be a very noise-free supply. Ideally  $V_{ref}$  should be single-point connected to the voltage supply driving the system's transducers.  $V_{ref}$  may be connected to  $V_{DD}$ , but degradation of absolute A/D accuracy may result due to switching noise on  $V_{DD}$ .

A/D Ground Reference Voltage (VAG) — This supply is the ground reference for the internal DAC and several reference voltages supplied to the comparator. It should also be noise-free to guarantee A/D accuracy. Absolute accuracy may be degraded if VAG is wired to VSS at the ADC package unless VSS has been sufficiently filtered to remove switching noise. Ideally VAG should be single-point grounded to the system analog ground supply.

Multiplexer Output (MO) — The analog multiplexer selects one of 16 analog input channels and connects it to the input of the A/D converter. The multiplexer output is internally connected to the A/D input and requires no external jumpers. Since loading of the MO pin affects the charging time of the DAC, it is recommended that no connection be made to the MO pin.

#### MC14444 INTERNAL REGISTERS

The MC14444 ADC has three 16-bit internal registers. Each register is divided into two 8-bit bytes: a most significant (MS) byte (bits 8-15) and a least significant (LS) byte (bits 0-7) Each of these bytes may not be addressed externally. but instead are normally addressed by a single 16-bit instruction such as the M6800 LDX instruction. An internal byte pointer selects the appropriate register byte during the two E cycles of a normal 16-bit access. In keeping with the M6800 X register format, the pointer points first to the MS byte of any selected register. After the E cycle in which the MS byte is accessed, the pointer will switch to the LS byte and remain there for as long as chip select is low. The pointer moves back to the MS byte on the falling edge of E after the first complete E cycle in which the ADC is not selected. (See Figure 2a for more detail.) The MS byte of any register may also be accessed by a simple 8-bit instruction as shown in Figure 2b. However, the LS byte of all registers may be accessed only by 16-bit instructions as described above. By connecting the ADC register select (RS1) to the MPU address line A1, the three registers may be accessed sequentially by 16-bit operations.


**CAUTION:** RS1 should not be connected to address line A0 and the addressing of the ADC should be such that RS1 does not change states during a 16-bit access.

#### INTERNAL REGISTER ADDRESSING


Add	Addressing Signals			
RESET	CS	R/W	RS1	ADC Response
0	Х	Х	ĮΧ	Reset
1	0	. 0	0	No Response
1	0	0	1	MPU Write to Control Register
1	0	1	0	MPU Read from Analog Data Register
1	0	1	1	MPU Read from Digital Data Register
1	1	Х	Х	Chip Deselected (No Response)

FIGURE 2 - ADC ACCESS TIMING


#### a - Typical 16-Bit ADC Access



#### b - Typical 8-Bit ADC Access



#### MC14444 CONTROL REGISTER (Write Only)



Analog Multiplexer Address (A0-A3) — These four address bits are decoded by the analog multiplexer and used to select the appropriate analog channel as shown below.

Hexadecimal Address (A3 = MSB)	Select
0	AN0
1	VREF
2-9	AN2-AN9
A-F	AN10-AN15(P0-P5)

**Digital I/O Output (DIO0-DIO2)** — When the MPU configures the 3-bit I/O port as an output, these are the bit locations into which the output states are written.

I/O Port Data Direction (DDIR) — This is the data direction bit for the 3-bit I/O port. A logical 1 configures the port as output while a logical 0 configures the port as input.

**Start A/D Conversion (SC)** — When the SC bit is set to a logical 1, an A/D conversion on the specified analog channel

will begin immediately after the completion of the control register write.


Unused Bits (X) — Bits 9-13 of the ADC Control Register are not used internally.

Interrupt Enable (IE) — The interrupt enable bit, when set to a logical 1, allows the IRQ pin to be activated at the completion of the next analog to digital conversion.

**Control Register MSB** — The MSB of the most significant byte of the ADC control register must be written as a logical

**NOTE:** A 16-bit control register write is required to change the analog multiplexer address or to update the DIO port. However, 8-bit writes to the MC14444 can be used to initiate an A/D conversion if the analog MUX is already selecting the desired channel. This is useful when repeated conversions on a particular analog channel are necessary.

# MC14444 ANALOG DATA REGISTER (Read Only)




A/D Result (R0-R7) — The LS byte of the analog data register contains the result of the A/D conversion. R7 is the MSB, and the converter follows the standard convention of assigning a code of \$FF to a full-scale analog voltage. There are no special overflow or underflow indications.

A/D Status (EOC) — The A/D status bit is set whenever a

conversion is successfully completed by the ADC. The status bit is cleared by either an 8-bit or a 16-bit MPU write to the ADC control register. The remainder of the bits in the MS byte of the analog data register are always set to a logical 0 to simplify MPU interrogation of the ADC status. For example, a single 8-bit M6800 TST instruction can be used to determine the status of the A/D conversion.

# MC14444 DIGITAL DATA REGISTER (Read Only)



**Digital I/O Port (DIO0-DIO2)** — The states of the three digital I/O pins are read from these bits regardless of whether the port is configured as input or output.

**Dedicated Digital Input (DI3-DI5)** — The states of the three dedicated digital inputs are read from these bits.

Analog Multiplexer Address (A0-A3) — The number of the analog channel presently addressed is given by these bits.

Shared Digital Port (P0-P5) — The voltage present on these pins is interpreted as a digital signal and the corresponding states are read from these bits.

**WARNING:** A digital value will be given for each pin even if some or all of the pins are being used as analog inputs.

### ANALOG SUBSYSTEM

(See Block Diagram)

#### General Description

The analog subsystem of the MC14444 is composed of a 16-channel analog multiplexer, an 8-bit capacitive DAC (digital-to-analog converter), a chopper-stabilized comparator, a successive approximation register, and the necessary control logic to generate a successive approximation routine.

The analog multiplexer selects one of sixteen channels and directs it to the input of the capacitive DAC. A fully-capacitive DAC is utilized because of the excellent matching characteristics of thin-oxide capacitors in the silicon-gate CMOS process. The DAC actually serves several functions. During the sample phase, the analog input voltage is applied to the DAC which acts as a sample-and-hold circuit. During the conversion phase, the capacitor array serves as a digital-to-analog converter. The comparator is the heart of the ADC; it compares the unknown analog input to the output of the DAC, which is driven by a conventional successive-approximation register. The chopper-stabilized comparator was designed for low offset voltage characteristics as well as VDD and VSS power supply rejection.

#### **Device Operation**

An A/D conversion is initiated by writing a logical 1 into the SC bit of the ADC control register. The MC14444 allows

2 enable clock cycles for the write into the control register even if only 8 bits are written. In this case, the second E cycle does not affect any internal registers. During the next 12½ enable cycles following a write command, the analog multiplexer channel is selected and the analog input voltage is stored on the sample and hold DAC. It is recommended that an input source impedance of 10  $K\Omega$  or less be used to allow complete charging of the capacitive DAC.

During cycle 13 the A/D is disconnected from the multiplexer output and the successive approximation A/D routine begins. Since the analog input voltage is being held on an internal capacitor for the entire conversion period, it is required that the enable clock run continuously until the A/D conversion is completed. The new 8-bit result is latched into the analog data register on the rising edge of cycle 32. At this point the end of conversion bit (EOC) is set in the analog data register MS byte, and the interrupt request (IRQ) pin goes low if interrupt has been enabled by the IE bit of the control register. (See Figure 3, A/D Timing Sequence.)

**NOTE:** The digital data register or the analog data register may be read even if an A/D conversion is in progress. If the analog data register is read during an A/D conversion, valid results from the previous conversion are obtained. However, the EOC bit will be clear (logical 0) if an A/D conversion is in progress.

### FIGURE 3 - TYPICAL A/D TIMING SEQUENCE





FIGURE 4 - TYPICAL MC14444 APPLICATION IN A CLIMATE CONTROLLER





# MC14447

FOR COMPLETE DATA SEE MC14443

# ANALOG-TO-DIGITAL CONVERTER LINEAR SUBSYSTEM

The MC14443 and the MC14447 are 6-channel, single-slope, 8-10 bit analog-to-digital converter linear subsystems for microprocessor-based data and control systems. Contained in both devices are a one-of-8 decoder, an 8-channel analog multiplexer, a buffer amplifier, a precision voltage-to-current converter, a ramp start circuit, and a comparator. The output driver of the MC14443's comparator is an open-drain N-channel which provides a sinking current. The output driver of the MC14447's comparator is a standard B-Series P-Channel, N-Channel pair.


A CMOS MPU or MCU provides the addressing, timing, counting, and arithmetic operations required for implementing a full analog-to-digital converter system. A system made up of a processor and the linear subsystem has features such as automatic zeroing and variable scaling (weighting) of six separate analog channels.


- Quiescent Current 0.8 mA Typical at V<sub>DD</sub> = 5 V
- Single Supply Operation +4.5 to +18 Volts
- Direct Interface to CMOS MPUs
- Typical Resolution 8 Bits
- Typical Conversion Cycle as Fast as 300 μs
- Ratio Metric Conversion Minimizes Error
- Analog Input Voltage Range: VSS to VDD 2 V
- Chip Complexity: MC14443 150 FETs MC14447 - 151 FETs


### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

MICROPROCESSOR-BASED ANALOG-TO-DIGITAL CONVERTER







# 3

#### SUCCESSIVE APPROXIMATION REGISTERS

The MC14549B and MC14559B successive approximation registers are 8-bit registers providing all the digital control and storage necessary for successive approximation analog-to-digital conversion systems. These parts differ in only one control input. The Master Reset (MR) on the MC14549B is required in the cascaded mode when more than 8 bits are desired. The Feed Forward (FF) of the MC14559B is used for register shortening where End-of-Conversion (EOC) is required after less than eight cycles.

Applications for the MC14549B and MC14559B include analog-to-digital conversion, with serial and parallel outputs.

- Totally Synchronous Operation
- All Outputs Buffered
- Single Supply Operation
- Serial Output
- Retriggerable
- Compatible with a Variety of Digital and Analog Systems such as the MC1408 8-Bit D/A Converter
- All Control Inputs Positive-Edge Triggered
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Chip Complexity: 488 FETs or 122 Equivalent Gates

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	Vin	$-0.5$ to $V_{DD} + 0.5$	Vdc
DC Input Current, per Pin	lin	± 10	mAdc
Operating Temperature Range—AL Device CL/CP Device	Тд	- 55 to + 125 - 40 to + 85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

#### MC14549R

#### TRUTH TABLES

#### MC14559B

Action

Continue

Continue

Conversion

None

Start Conversion

SC SC(t-1) EOC Clock

Х

sc	SC <sub>(t-1)</sub>	MR	MR <sub>(t-1)</sub>	Clock	Action
×	×	×	×	ユ	None
X	X	1	×	5	Reset
1	0	0	0	7	Start Conversion
1	×	0	1	۲	Start Conversion
1	1 e.	0	0	۲	Continue Conversion
0	×	0	×	7	Continue Previous Operation

Conversion					Conversion
Continue Conversion	0	×	1	7	Retain Conversion Result
Continue Previous	1	×	1	7	Start Conversion

1 0 0

X 1 0

0

X = Don't Care


t-1 = State at Previous Clock -

# MC14549B MC14559B

### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

SUCCESSIVE APPROXIMATION REGISTERS



#### PIN ASSIGNMENT

Q4 <b>c</b>		16	١٧ <sub>D</sub>
Q5 <b>c</b>	2	15	Q3
Q6 <b>r</b>	3	14	Q2
Q7 <b>[</b>	4	13	Q1
Sout	5	12	Q0
D <b>t</b>	6	11	EOC
C	7	10	] *
Vss	8	9	İŚC

\*For MC14549B Pin 10 is MR input For MC14559B Pin 10 is FF input.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

## MC14549B, MC14559B

ELECTRICAL CHARACTERISTICS (Voltages referenced to VSS)

		VDD	Tio			25°C	Chartering .	This		
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Lev	el V <sub>OL</sub>	5.0	-	0.05		0	0.05		0.05	1 V
$V_{in} = V_{DD}$ or 0		10	-	0.05	)	0	0.05	-	0.05	
		15	_	0.05		0	0.05	-	0.05	
"1" Lev	el VoH	5.0	4.95	7-	4.95	5.0	-	4.95	-	V
$V_{in} = 0$ or $V_{DD}$		10	9.95	1 - v	9.95	10		9.95		
		15	14.95		14.95	15	1	14.95	-	
Input Voltage# "0" Lev	el V <sub>IL</sub>			4 4 1						V
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$		5.0	-	1.5		2.25	1.5	-	1.5	1. "
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$		10	-	3.0	- <del>-</del>	4.50	3.0	-	3.0	
$(V_0 = 13.5 \text{ or } 1.5 \text{ V})$		15	-	4.0		6.75	4.0		4.0	<u> </u>
"1" Lev	el V <sub>IH</sub>	1	1 2 2		254	10 <u>11</u> 1			100	٠V
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$		5.0	3.5	n=12	3.5	2.75	-	3.5	-	
$(V_0 = 1.0 \text{ or } 9.0 \text{ V})$	1.	10	7.0	_	7.0	5.50		7.0		
$(V_0 = 1.5 \text{ or } 13.5 \text{ V})$		15	11.0	_	11.0	8.25	-	11.0		
Output Drive Current (AL Device)	IOH		1		1.0	1 7			100	mA
$(V_{OH} = 2.5 \text{ V})$ Source	e l	5.0	- 1.2	-	-1.0	-1.7	1 -	-0.7	-	0.00
(V <sub>OH</sub> =4.6 V)	10.00	5.0	- 0.25 - 0.62		-0.2 -0.5	-0.36 -0.9	. <u> </u>	-0.14 -0.35		1
(V <sub>OH</sub> = 9.5 V)		15	- 1.8	_	- 0.5 - 1.5	-3.5		- 1.1		ļ.,
$(V_{OH} = 13.5 \text{ V})$		5.0	1.28	_	1.02	1.76		0.72	-	ļ.,
$(V_{OL} = 0.4 \text{ V})$ Sir $(V_{OL} = 0.5 \text{ V})$ Q Outpu	02	10	3.2	_	2.6	4.5	1	1.8	-	m/
$(V_{OL} = 0.5 \text{ V})$ Q Outpu $(V_{OL} = 1.5 \text{ V})$	ıs	15	8.4		6.8	17.6		4.8	_	1
	a. 1	5.0	0.64		0.51	0.88		0.36		
(V <sub>OL</sub> = 0.4 V) Sir		10	1.6	_	1.3	2.25	_	0.36	• <u>-</u> - •	
$(V_{OL} = 0.5 \text{ V})$ Pin 5, 11 on $(V_{OL} = 1.5 \text{ V})$	ly	15	4.2	_	3.4	8.8	_	2.4	_	į.
Output Drive Current (CL/CP Device)	- Iou	10			0.1					m/
$(V_{OH} = 2.5 \text{ V})$ Source	OH	5.0	- 1.0	_	-0.8	- 1.7		-0.6	_	1 '''
(V <sub>OH</sub> =4.6 V)		5.0	-0.2	_	-0.16	-0.36		-0.12	1	ļ
(V <sub>OH</sub> =9.5 V)		10	-0.5	_	-0.4	-0.9		-0.3		
(V <sub>OH</sub> = 13.5 V)		15	-1.4		-1.2	-3.5		- 1.0		
(V <sub>OL</sub> = 0.4 V) Sir	ık loL	5.0	1.04	_	0.88	1.76		0.72	-	m/
(V <sub>OI</sub> = 0.5 V) Q Outpu		10	2.6	_	2.2	4.5		1.8		
$(V_{OI} = 1.5 \text{ V})$		15	7.2	-	6.0	17.6		4.8		
(V <sub>OL</sub> = 0.4 V)	nk	5.0	0.52	_	0.44	0.88		0.36		ļ
(V <sub>OI</sub> = 0.5 V) Pin 5, 11 on		10	1.3	_ " .	. 1.1	2.25	_	0.9		
$(V_{OL} = 1.5 \text{ V})$	1	15	3.6	-	3.0	8.8		2.4	-	
Input Current (AL Device)	lin	15	-	±0.1		± 0.00001	±0.1	<u> </u>	±1.0	μA
Input Current (CL/CP Device)	lin	15	-	±0.3		± 0.00001	±0.3	-	±1.0	μΑ
Input Capacitance	Cin	<del>  </del>	-	-		5.0	7.5	<del>  -</del>	-	pF
Quiescent Current (AL Device)	IDD	5.0	-	5.0		0.005	5.0	-	150	μ.Δ
(Per Package)	עטי ן	10	_	10		0.010	10	_	300	"
(Clock = 0 V,		15	_	20		0.015	20	-	600	
Other Inputs = $V_{DD}$ or 0 V, $I_{out} = 0 \mu A$ )										
Quiescent Current (CL/CP Device)	IDD	5.0	+	20		0.005	20	-	150	μA
(Per Package)	1 .00	10	-	40	_	0.010	40	-	300	"
(Clock = 0 V,	1	15	-	80	_	0.015	80	-	600	
Other Inputs = $V_{DD}$ or 0 V, $I_{out} = 0 \mu A$ )	1							1		
Total Supply Current * * †	IT	5.0	<del>                                     </del>	L	$I_T = (0.$	8 μA/kHz)	f+lpp	Ь	Ь	μA
(Dynamic plus Quiescent,	1 ''	10	1			6 μA/kHz)				"
Per Package)	1	15				4 μA/kHz)				
(C <sub>1</sub> = 50 pF on all outputs, all		"			., 12.		טט			
buffers switching)	- 1	1								1

 <sup>\*</sup> T<sub>Iow</sub> = -55°C for AL Device, -40°C for CL/CP Device Thigh = +125°C for AL Device, +85°C for CL/CP Device
 \* Noise immunity specified for worst-case input combination

Noise Margin for both "1" and "0" level = 1.0 V min @ V<sub>DD</sub> = 5.0 V c min @ V<sub>DD</sub> = 1.0 V 
<sup>2.0</sup> V min @ VDD= 15 V 2.5 V min @ VDD= 15 V † To calculate total supply current at loads other than 50 pF  $I_{T}(C_{L}) = I_{T}(50 \text{ pF}) + 2 \times 10^{-3} (C_{L} - 50) \text{ VDDf}$ where I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, VDD in V, and f in kHz is input frequency


<sup>\*\*</sup> The formulas given are for the typical characteristics only at 25°C

### SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = 25°C)


Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise Time	<sup>t</sup> TLH		1	1		ns
tTLH = (3.0 ns/pF) CL + 30 ns		5.0	1 - 1	180	360	1
tTLH = (1.5 ns/pF) CL + 15 ns		10		90	180	
tTLH = (1.1 ns/pF) C <sub>L</sub> + 10 ns		15	-	65	130	1
Output Fall Time	†THL			<u> </u>		ns
t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns	1 ''-	5.0	1 -	100	200	
tTHL = (0.75 ns/pF) CL + 12.5 ns		10		50	100	
tTHL = (0.55 ns/pF) CL + 9.5 ns		15		40	80	
Propagation Delay Time	tPLH,	<del> </del>	1		<del>                                     </del>	ns
Clock to Q	tPHL .	1	1	1	1 - 1 - 4 T	"
tpLH_tpHL = (1.7 ns/pF) CL + 415 ns	1	5.0		500	1000	1
tPLH_tpHL = (0.66 ns/pF) C1 + 177 ns		10	-	210	420	1000
tPLH, tPHL = (0.5 ns/pF) CL + 130 ns		15	·   · -	155	310	
Clock to Sout						
tp_H_tpHL = (1.7 ns/pF) CL + 665 ns	1	5.0	_	750	1500	
tPLH_tPHL = (0.66 ns/pF) CL + 277 ns		10	_	310	620	
tPLH, tPHL = (0.5 ns/pF) CL + 195 ns		15	_	220	440	
Clock to EOC	**				1.0	
tpLH, tpHL = (1.7 ns/pF) CL + 215 ns		5.0	_	300	600	
tpLH tpHL = (0.66 ns/ pF) CL + 97 ns	100	10	_	130	260	
tpLH, tpHL = (0.5 ns/pF) CL + 75 ns		15	_	100	200	
SC, D, FF or MR Setup Time	tsu	5.0	250	125	+	<del> </del>
7-7-7-1	'su	10	100	50	-	ns
		15	80	40	1 -	
Clock Pulse Width	tWH(cl)	5.0	700	350		<del> </del>
	AALI(CI)	10	270	135		ns
	1	15	200	100	-	
Pulse Width — D, SC, FF or MR	twH	5.0	500	250	_	<del> </del>
-,,	-VVH	10	200	100		ns
		15	160	80		
Clock Rise and Fall Time	*****	5.0	1.50		15	<del> </del>
	tTLH,	10			5.0	μς
	tTHL.	15	1 -	-	4.0	
Clock Pulse Frequency	+		<del>                                     </del>	<del>                                     </del>	<del></del>	<del> </del>
SIOCK Fulse Frequency	fcl	5.0	-	1.5	0.8	MHz
•		10	-	3.0	1.5	
	1	15	-	4.0	2.0	i i

<sup>\*</sup> The formulae given are for the typical characteristics only.

# SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



#### **TIMING DIAGRAM**



- Don't care condition

Inh - Indicates Serial Out is inhibited low.

— Q8 is ninth-bit of serial information available from 8-bit register.
 Note: Pin 10 = V<sub>SS</sub>

#### **OPERATING CHARACTERISTICS**

Both the MC14549B and MC14559B can be operated in either the "free run" or "strobed operation" mode for conversion schemes with any number of bits. Reliable cascading and/or recirculating operation can be achieved if the End of Convert (EOC) output is used as the controlling function, since with EOC = 0 (and with SC = 1 for MC14549B but either 1 or 0 for MC14559B) no stable state exists under continual clocked operation. The MC14559B will automatically recirculate after EOC = 1 during externally strobed operation, provided SC = 1.

All data and control inputs for these devices are triggered into the circuit on the positive edge of the clock nulse.

Operation of the various terminals is as follows:

C = Clock — A positive-going transition of the Clock is required for data on any input to be strobed into the circuit

**SC = Start Convert** — A conversion sequence is initiated on the positive-going transition of the SC input on succeeding clock cycles.

D = Data In — Data on this input (usually from a comparator in A/D applications) is also entered into the circuit on a positive-going transition of the clock. This input is Schmitt triggered and synchronized to allow fast response and guaranteed quality of serial and parallel data.

MR = Master Reset (MC14549B only) — Resets all output to 0 on positive-going transitions of the clock, If removed while SC = 0, the circuit will remain reset until SC = 1. This allows easy cascading of circuits.

FF = Feed Forward (MC14559B only) — Provides register shortening by removing unwanted bits from a system.

For operation with less than 8 bits, tie the output following the least significant bit of the circuit to EOC.

E.g., for a 6-bit conversion, tie Q1 to FF; the part will respond as shown in the timing diagram less two bit times. Not that Q1 and Q0 will still operate and must be disregarded.

For 8-bit operation, FF is tied to VSS.


For applications with more than 8 but less than 16 bits, use the basic connections shown in Figure 1. The FF input of the MC14559B is used to shorten the setup. Tying FF directly to the least significant bit used in the MC14559B allows EOC to provide the cascading signal, and results in smooth transition of serial information from the MC14559B to the MC14549B. The Serial Out (S<sub>Out</sub>) inhibit structure of the MC14559B remains inactive one cycle after EOC goes high, while S<sub>Out</sub> of the MC14549B remains inhibited until the second clock cycle of its operation.

 $\mathbf{Q}_{\mathbf{n}}$  = Data Outputs — After a conversion is initiated the  $\Omega$ 's on succeeding cycles go high and are then conditionally reset dependent upon the state of the D input. Once conditionally reset they remain in the proper state until the circuit is either reset or reinitiated.

**EOC = End of Convert** — This output goes high on the negative-going transition of the clock following FF = 1 (for the MC14559B) or the conditional reset of Q0. This allows settling of the digital circuitry prior to the End of Conversion indication. Therefore either level or edge triggering can indicate complete conversion.

**Sout** = **Serial Out** — Transmits conversion in serial fashion. Serial data occurs during the clock period when the corresponding parallel data bit is conditionally reset. Serial Out is inhibited on the initial period of a cycle, when the circuit is reset, and on the second cycle after EOC goes high. This provides efficient operation when cascaded.

#### FIGURE 1 - 12-BIT CONVERSION SCHEME



#### TYPICAL APPLICATIONS

#### Externally Controlled 6-Bit ADC (Figure 2)

Several features are shown in this application:

- Shortening of the register to six bits by feeding the seventh output bit into the FF input.
- Continuous conversion, if a continuous signal is applied to SC.
- Externally controlled updating (the start pulse must be shorter than the conversion cycle).
- The EOC output indicating that the parallel data are valid and that the serial output is complete.

#### Continuously Cycling 8-Bit ADC (Figure 3)

This ADC is running continuously because the EOC signal is fed back to the SC input, immediately initiating a new cycle on the next clock pulse.

#### Continuously Cycling 12-Bit ADC (Figure 4)

Because each successive approxiamtion register (SAR) has a capability of handling only an eight-bit word, two must be cascaded to make an ADC with more than eight bits.

When it is necessary to cascade two SAR's, the second SAR must have a stable resettable state to remain in while awaiting a subsequent start signal. However, the first stage must not have a stable resettable state while recycling, because during switch-on or due to outside influences, the first stage has entered a reset state, the entire ADC will remain in a stable non-functional condition.

This 12-bit ADC is continuously recycling. The serial as well as the parallel outputs are updated every thirteenth clock pulse. The EOC pulse indicates the completion of

FIGURE 2 – EXTERNALLY CONTROLLED 6-BIT ADC




FIGURE 3 - CONTINUOUSLY CYCLING 8-BIT ADC





FIGURE 4 - CONTINUOUSLY CYCLING 12-BIT ADC



the 12-bit conversion cycle, the end of the serial output word, and the validity of the parallel data output.

#### Externally Controlled 12-Bit ADC (Figure 5)

In this circuit the external pulse starts the first SAR and simultaneously resets the cascaded second SAR. When Q4 of the first SAR goes high, the second SAR starts conversion, and the first one stops conversion. EOC indicates that the parallel data are valid and that the serial output is complete. Updating the output data is started with every external control pulse.


# Additional Motorola Parts for Successive Approximation ADC

Monolithic digital-to-analog converters — The MC1408/1508 converter has eight-bit resolution and is available with 6, 7, and 8-bit accuracy. The amplifier-comparator block — The MC1407/1507 contains a high speed operational amplifier and a high speed comparator with adjustable window.

With these two linear parts it is possible to construct SA-ADCs with an accuracy of up to eight bits, using as the register one MC14549B or one MC14559B. An additional CMOS block will be necessary to generate the clock frequency.

Additional information on successive approximation ADC is found in Motorola Application Note AN-716.

FIGURE 5 - EXTERNALLY CONTROLLED 12-BIT ADC





# MC144110 MC144111

### **Advance Information**

# DIGITAL-TO-ANALOG CONVERTERS WITH SERIAL INTERFACE

The MC144110 and MC144111 are low-cost six-bit D/A converters with serial interface ports to provide communication with CMOS microprocessors and microcomputers. The MC144110 contains six static D/A converters; the MC144111 contains four converters.

Due to a unique feature of these DACs, the user is permitted easy scaling of the analog outputs of a system. Over a 5 to 15 volt supply range, they may be directly interfaced to CMOS MPUs operating at 5 volts.


- Direct R-2R Network Outputs
- Buffered Emitter-Follower Outputs
- Serial Data Input
- Digital Data Output Facilitates Cascading
- Direct Interface to CMOS μP
- Wide Operating Voltage Range: 4.5 to 15 Volts
- Wide Operating Temperature Range: 0 to 85°C

### CMOS LSI

(LOW POWER COMPLEMENTARY MOS)

DIGITAL-TO-ANALOG CONVERTERS WITH SERIAL INTERFACE





This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN ASSIGNMENTS MC144110 18**þ**V<sub>DD</sub> 17 Dout Q1 Out **d** 16 R6 Out R1 Out 13 15 06 Out Q2 Out R2 Out 5 14 R5 Out 03 Out **6** 13 105 Out R3 Out **d** 7 12**1**R4 Out 11 Q4 Out Enable VSS 10 Clock MC144111 14**0** V<sub>DD</sub> 13 Dout Q1 Out 42 12 R4 Out R1 Out 43 11 04 Out Q2 Out 4 10 R3 Out R2 Out **1**5 Enable d 6 9 103 Out 8 Clock V<sub>SS</sub> **q** 

©MOTOROLA INC., 1984

#### MAXIMUM RATINGS\* (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V
Input Voltage, All Inputs	Vin	$-0.5$ to $V_{DD} + 0.5$	V
DC Input Current, per Pin	1	± 10	mΑ
Power Dissipation (Per Output)	РОН		mW
T <sub>A</sub> = 70°C, MC144110		30	
MC144111		50	
T <sub>A</sub> = 85°C, MC144110		10	
MC144111		20	
Power Dissipation (Per Package)	$P_{D}$		mW
T <sub>A</sub> = 70°C, MC144110		100	
MC144111		150	
T <sub>A</sub> = 85°C, MC144110		25	
MC144111		50	
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation is is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub>≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to $V_{SS}$ , $T_A = 0^{\circ}$ to $85^{\circ}C$ unless otherwise indicated)

Symbol	Parameter	Test Conditions	V <sub>DD</sub>	Min	Max	Unit
VIH	High-Level Input Voltage (D <sub>in</sub> , Enable, Clock)		5 10 15	3.0 3.5 4.0		V
VIL	Low-Level Input Voltage (Din, Enable, Clock)		5 10 15	_ _	0.8 0.8 0.8	٧
Іон	High-Level Output Current (Dout)	V <sub>out</sub> = V <sub>DD</sub> - 0.5 V	5 10 15	- 200	- - -	μΑ
lOL	Low-Level Output Current (D <sub>Out</sub> )	V <sub>out</sub> =0.5 V	5 10 15	200	_	μΑ
<sup>I</sup> DD	Quiescent Supply Current	I <sub>out</sub> =0 μA MC144110 MC144111	15 15	_	12 8	mA
lin	Input Leakage Current (D <sub>in</sub> , Enable, Clock)	V <sub>in</sub> =V <sub>DD</sub> or 0 V	15	-	± 1	μΑ
V <sub>nonl</sub>	Nonlinearity Voltage (Rn Out)	See Figure 1	5 10 15	- - -	100 200 300	mV
V <sub>step</sub>	Step Size (Rn Out)	See Figure 2	5 10 15	19 39 58	137 274 411	mV
Voffset	Offset Voltage from VSS	D <sub>in</sub> =\$00, See Figure 1			1	LSB
ΙE	Emitter Leakage Current	V <sub>Rn Out</sub> =0 V	15	-	10	μΑ
hFE	DC Current Gain	I <sub>E</sub> = 0.1 to 10.0 mA T <sub>A</sub> = 25°C	-	40	-	
V <sub>BE</sub>	Base-to-Emitter Voltage Drop	I <sub>E</sub> = 1.0 mA		0.4	0.7	V


<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

# MC144110, MC144111

SWITCHING CHARACTERISTICS (Voltages Referenced to VSS,  $T_A = 0$  to 85°C,  $C_L = 50$  pF, Input  $t_f = t_f = 20$  ns Unless Otherwise Indicated)

Symbol	Parameter	V <sub>DD</sub>	Min	Max	Unit
t <sub>wH</sub>	Positive Pulse Width, Clock (Figures 3 and 4)	5	2	_	μS
		10	1.5		
		15	1	-	
twL	Negative Pulse Width, Clock (Figures 3 and 4)	- 5	5	- 1	μS
		10	3.5	- 1	
		15	2 .	-	
t <sub>su</sub>	Setup Time, Enable to Clock (Figures 3 and 4)	5	5.	_	μS
		10	3.5	_	
		- 15	. 2	_	
t <sub>su</sub>	Setup Time, Din to Clock (Figures 3 and 4)	5	1000	_	ns
		10	750		
		15	500		
th	Hold Time, Clock to Enable (Figures 3 and 4)	5	5	_	μS
		10	3.5	_	
		15	2	· -	
th	Hold Time, Clock to Din (Figures 3 and 4)	5	5		μS
		10	3.5		
		15	2	_	*
t <sub>PLH</sub> ,	Propagation Delay, Clock to Dout	5	-		ns
tPHL		10			
		15	_	2.	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Times	5-15		2	μS
tTLH,	Output Transition Time, Dout	5	_		ns
tTHL	and the second of the second o	10			
¥ .		15	-		
Cin	Input Capacitance	5-15		7.5	рF

FIGURE 1 - D/A TRANSFER FUNCTION



LINEARITY ERROR (integral linearity). A measure of how straight a device's transfer function is, it indicates the worst-case deviation of linearity of the actual transfer function from the best-fit straight line. It is normally specified in parts of an LSB.

FIGURE 2 — DEFINITION OF STEP SIZE




FIGURE 3 - SERIAL INPUT, POSITIVE CLOCK





FIGURE 4 - SERIAL INPUT, NEGATIVE CLOCK



# MC144110, MC144111

#### PIN DESCRIPTIONS

#### **INPUTS**

**D**<sub>in</sub>, DATA INPUT — Six-bit words are entered serially, MSB first, into digital data input, D<sub>in</sub>. Six words are loaded into the MC144110 during each D/A cycle; four words are loaded into the MC144111.

**Enable, NEGATIVE LOGIC ENABLE** — The Enable pin must be low (active) during the serial load. On the low-to-high transition of Enable, data contained in the shift register is loaded into the latch.

Clock, SHIFT REGISTER CLOCK — Data is shifted into the register on the high-to-low transition of Clock. Clock is fed into the D-input of a transparent latch, which is used for inhibiting the clocking of the shift register when Enable is high.

#### **OUTPUTS**

 $\mathbf{D_{Out}}$ , DATA OUTPUT — The digital data output is primarily used for cascading the DACs and may be fed into  $\mathbf{D_{in}}$  of the next stage.

R1 Out through Rn Out, RESISTOR NETWORK OUT-PUTS — These are the R-2R resistor network outputs. These outputs may be fed to high-impedance input FET op amps to bypass the on-chip bipolar transistors. The R value of the resistor network ranges from 7 to 15 kg.

Q1 Out through Qn Out, NPN TRANSISTOR OUTPUTS — Buffered DAC outputs utilize an emiter-follower configuration for current-gain, thereby allowing interface to low-impedance circuits.

#### SUPPLY PINS

VSS, NEGATIVE SUPPLY VOLTAGE — This pin is usually ground.

VDD, POSITIVE SUPPLY VOLTAGE — The voltage applied to this pin is used to scale the analog output swing from 4.5 to 15 volts, peak-to-peak.



Advance Information

# 8-Bit A/D Converters With Serial Interface

#### Silicon-Gate CMOS

The MC145040 and MC145041 are low-cost 8-bit A/D Converters with serial interface ports to provide communication with microprocessors and microcomputers. The converters operate from a single power supply with a maximum nonlinearity of  $\pm\,\%$  LSB over the full temperature range. No external trimming is required.

The MC145040 allows an external clock input (A/D CLK) to operate the dynamic A/D conversion sequence. The MC145041 has an internal clock and an end-of-conversion signal (EOC) is provided.

- Operating Voltage Range: VDD = 4.5 to 5.5 Volts
- Successive Approximation Conversion Time:

MC145040 — 10 µs (with 2 MHz A/D CLK) MC145041 — 20 µs Maximum (Internal Clock)

- 11 Analog Input Channels with Internal Sample and Hold
- 0- to 5-Volt Analog Input Range with Single 5-Volt Supply
- Ratiometric Conversion
- Separate V<sub>ref</sub> and V<sub>AG</sub> Pins for Noise Immunity
- Monotonic Over Voltage and Temperature
- No External Trimming Required
- Direct Interface to Motorola SPI and National MICROWIRE Serial Data Ports
- TTL/NMOS-Compatible Inputs May Be Driven with CMOS
- Outputs are CMOS, NMOS, or TTL Compatible
- Very Low Reference Current Requirement
- Low Power Consumption: 11 mW

# MC145040<sup>33</sup> MC145041

CERAMIC PL

CERAMIC CASE 732 PLASTIC CASE 738



PLASTIC LEADED CHIP CARRIER (PLCC) CASE 775

#### ORDERING INFORMATION

MC14XXXX


Suffix

-1 2.5 V  $\leq$  V<sub>ref</sub>  $\leq$  V<sub>DD</sub>

V<sub>ref</sub>=V<sub>DD</sub>

P Plastic (-40 to +85°C)
 L Ceramic (-55 to +125°C)

— FN PLCC (-40 to +85°C)



MICROWIRE is a trademark of National Semiconductor

This document contains information on a new product. Specification and information herein are subject to change without notice.

### MC145040, MC145041

#### MAXIMUM RATINGS\* (For all product grades)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage (Referenced to VSS)	-0.5 to +7.0	V
V <sub>ref</sub>	DC Reference Voltage	VAG to VDD + 0.1	V
VAG	Analog Ground	V <sub>SS</sub> – 0.1 to V <sub>ref</sub>	V
V <sub>in</sub>	DC Input Voltage, Any Analog or Digital Input	V <sub>SS</sub> – 1.5 to V <sub>DD</sub> + 1.5	٧
V <sub>out</sub>	DC Output Voltage	V <sub>SS</sub> = 0.5 to V <sub>DD</sub> + 0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lDD,ISS	DC Supply Current, VDD and VSS Pins	± 50	mA
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
T <sub>I</sub>	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Operation Ranges below.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD.) Unused outputs must be left open.

#### **OPERATION RANGES** (Applicable to Guaranteed Limits for all product grades)

		Suffix				
Symbol	Parameter	L1	L2	P1, FN1	P2, FN2	Unit
$V_{DD}$	DC Supply Voltage (Referenced to VSS)	4.5 to 5.5	4.5 to 5.5	4.5 to 5.5	4.5 to 5.5	V
V <sub>ref</sub>	DC Reference Voltage (Note 1)	V <sub>AG</sub> + 2.5 to V <sub>DD</sub>	V <sub>DD</sub>	VAG+2.5 to VDD	$V_{DD}$	V
VAG	Analog Ground (Note 1)	VSS to Vref - 2.5	V <sub>SS</sub>	V <sub>SS</sub> to V <sub>ref</sub> - 2.5	VSS	V
· VAI	Analog Input Voltage (Note 2)	VAG to Vref	VAG to V <sub>ref</sub>	VAG to V <sub>ref</sub>	VAG to V <sub>ref</sub>	V
V <sub>in</sub> , V <sub>out</sub>	Digital Input Voltage, Output Voltage	V <sub>SS</sub> to V <sub>DD</sub>	V <sub>SS</sub> to V <sub>DD</sub>	VSS to VDD	V <sub>SS</sub> to V <sub>DD</sub>	V
TA	Operating Temperature	- 55 to + 125	- 55 to + 125	- 40 to +85	-40 to +85	°C

#### NOTES

- 1. Reference voltages down to 1.0 V (V<sub>ref</sub> V<sub>AG</sub> = 1.0 V) are functional, but the A/D Converter Electrical Characteristics are not guaranteed.
- 2. V<sub>SS</sub> ≤ V<sub>AI</sub> ≤ V<sub>AG</sub> produces an output of \$00 and V<sub>ref</sub> ≤ V<sub>AI</sub> ≤ V<sub>DD</sub> produces an output of \$FF. See V<sub>AG</sub> and V<sub>ref</sub> pin descriptions.

### DC ELECTRICAL CHARACTERISTICS

(Voltages Referenced to VSS, Full Temperature and Voltage Ranges Per Operation Ranges Table)

Symbol	Parameter	Test Conditions	Guaranteed Limit	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage (Din, SCLK, CS, A/D CLK)		2.0	V
VJL	Maximum Low-Level Input Voltage (Din, SCLK, CS, A/D CLK)		8.0	٧
Voн	Minimum High-Level Output Voltage (D <sub>out</sub> ) (EOC) (D <sub>out</sub> , EOC)	I <sub>out</sub> = -200 μA I <sub>out</sub> = -100 μA I <sub>out</sub> = -20 μA	2.4 2.4 V <sub>DD</sub> – 0.1	, V
VOL	Maximum Low-Level Output Voltage (D <sub>out</sub> ) (EOC) (D <sub>out</sub> , EOC)	$I_{out} = +1.6 \text{ mA}$ $I_{out} = +1.0 \text{ mA}$ $I_{out} = 20 \mu\text{A}$	0.4 0.4 0.1	V
lin	Maximum Input Leakage Current (Din, SCLK, CS, A/D CLK)	V <sub>in</sub> = V <sub>SS</sub> or V <sub>DD</sub>	±2.5	μΑ
loz	Maximum Three-State Leakage Current (Dout)	V <sub>out</sub> = V <sub>SS</sub> or V <sub>DD</sub>	± 10	μΑ
IDD	Maximum Power Supply Current	V <sub>in</sub> = V <sub>SS</sub> or V <sub>DD</sub> , All Outputs Open MC145040: A/D CLK = 2 MHz	2	mA
I <sub>ref</sub>	Maximum Static Analog Reference Current (V <sub>ref</sub> )	V <sub>ref</sub> = V <sub>DD</sub> V <sub>AG</sub> = V <sub>SS</sub>	10	μΑ
l <sub>AI</sub>	Maximum Analog Mux Input Leakage Current between all deselected inputs and any selected input. (AN0-AN10)	V <sub>AI</sub> = V <sub>SS</sub> to V <sub>DD</sub> , L1 and L2 Suffix P1,P2, FN1, FN2 Suffix	± 1000 ± 400	nA

#### A/D CONVERTER ELECTRICAL CHARACTERISTICS

(MC145040: 1 MHz ≤ A/D CLK ≤2 MHz, Full Temperature and Voltage Ranges Per Operation Ranges Table)

Characteristic	Definition and Test Conditions	Guaranteed Limit	Unit
Minimum Resolution	Number of bits resolved by the A/D	8	Bits
Maximum Nonlinearity	Maximum deviation from the best straight line through the A/D transfer characteristic		LSB
Maximum Zero Error	Difference between the output of an ideal and an actual A/D for zero input voltage		LSB
Maximum Full-Scale Error	Difference between the output of an ideal and an actual A/D for full- scale input voltage	± ½	LSB
Maximum Total Unadjusted Error	Maximum sum of Nonlinearity, Zero Error, and Full-Scale Error	± ½	LSB
Maximum Quantization Error	Uncertainty due to converter resolution	± ½	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	±1	LSB
Maximum Conversion Time	Total time to perform a single analog-to-digital conversion MC145040	20	A/D CLK cycles
	MC145041	20	μs
Maximum Data Transfer Time	Total time to transfer digital serial data into and out of the device	8	SCLK cycles
Maximum Sample Acquisition	Analog input acquisition time window		μS
Time	MC145040: A/D CLK=2 MHz, SCLK=1 MHz MC140541: SCLK=1 MHz	10 16	
Maximum Total Cycle Time	Total time to transfer serial data, sample the analog input, and perform the conversion  MC145040: A/D CLK=2 MHz, SCLK=1 MHz  MC145041: SCLK=1 MHz	24 40	μS
Maximum Sample Rate	Rate at Which Analog Inputs May be Sampled MC145040: A/D CLK=2 MHz, SCLK=1 MHz MC145041: SCLK=1 MHz	41 25	kHz

### AC ELECTRICAL CHARACTERISTICS (t<sub>r</sub> = t<sub>f</sub> = 6 ns, Full Temperature and Voltage Ranges Per Operation Ranges Table)

Figure	Symbol	Parameter		Guaranteed Limit	Unit
rigure	Symbol				
1 .	†	Maximum Clock Frequency (50% Duty Cycle), SCL	Κ	1.1	MHz
-1	f	Clock Frequency (50% Duty Cycle), A/D CLK (MC14	5040) Minimum	1.0	MHz
(same as SCLK)			Maximum	2.1	
1,7	tPLH, tPHL	Maximum Propagation Delay, SCLK to Dout	and the second second	400	ns
1,7	th	Minimum Hold Time, SCLK to Dout		10	ns
2,7	tPLZ, tPHZ	Maximum Propagation Delay, CS to Dout		150	ns
2,7	tpzl, tpzh	Maximum Propagation Delay, CS to Dout	MC145040	3 A/D CLK cycles	+ 400 ns
			MC145041	3.4	μS
3	t <sub>su</sub>	Minimum Setup Time, Din to SCLK		400	ns
3	th	Minimum Hold Time, SCLK to Din		0	ns
4,7,8	td	Maximum Delay Time, EOC to Dout (MSB)	MC145041	400	ns
5	t <sub>su</sub>	Minimum Setup Time, CS to SCLK	MC145040	3 A/D CLK cycles	+800 ns
		the second secon	MC145041	3.8	μS
5	th	Minimum Hold Time, 8th SCLK to CS		0	ns
6,8	<sup>t</sup> PHL	Maximum Propagation Delay, 8th SCLK to EOC		500	ns
1	t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times, Any Digital Input		100	ns
1,4,6,7,8	tTLH, tTHL	Maximum Output Transition Time, Any Output		300	ns
	C <sub>in</sub>	Maximum Input Capacitance	AN0-AN10	55	pF
	· · · · · · · · · · · · · · · · · · ·	<u> </u>	/D CLK, SCLK, CS, D <sub>in</sub>	15	
-:	C <sub>out</sub>	Maximum Three-State Output Capacitance	D <sub>out</sub>	15	pF

## SWITCHING WAVEFORMS




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7. Test Circuit




Figure 8. Test Circuit

#### PIN DESCRIPTIONS

## **DIGITAL INPUTS AND OUTPUTS**

#### CS (Pin 15)

Active-low chip select input.  $\overline{CS}$  provides three-state control of  $D_{out}$ .  $\overline{CS}$  at a high logic level forces  $D_{out}$  to a high-impedance state. In addition, the device recognizes the falling edge of  $\overline{CS}$  as a serial interface reset to provide synchronization between the MPU and the A/D converter's serial data stream. To prevent a spurious reset from occurring due to noise on the  $\overline{CS}$  input, a delay circuit has been included such that a  $\overline{CS}$  signal of duration  $\leq 1$  A/D CLK period (MC145040) or  $\leq 500$  ns (MC145041) is ignored. A valid  $\overline{CS}$  signal is acknowledged when the duration is  $\geq 3$  A/D CLK periods (MC145040) or  $\geq 3$   $\mu s$  (MC145041).

#### CAUTION

A reset aborts a conversion sequence, therefore high-to-low transitions on  $\overline{\text{CS}}$  must be avoided during the conversion sequence.

#### Dout (Pin 16)

Serial data output of the A/D conversion result. The 8-bit serial data stream begins with the most significant bit and is shifted out on the high-to-low transition of SCLK.  $D_{out}$  is a three-state output as controlled by  $\overline{CS}$ . However,  $D_{out}$  is forced into a high-impedance state after the eighth SCLK, independent of the state of  $\overline{CS}$ . See Figures 9, 10, 11, or 12.

## Din (Pin 17)

Serial data input. The 4-bit serial data stream begins with the most significant address bit of the analog mux and is shifted in on the low-to-high transition of SCLK.

#### SCLK (Pin 18)

Serial data clock. The serial data register is completely static, allowing SCLK rates down to DC in a continuous or intermittent mode. SCLK need not be synchronous to the A/D CLK (MC145040) or the internal clock (MC145041). Eight SCLK cycles are required for each simultaneous data transfer, the low-to-high transition shifting in the new address and the high-to-low transition shifting out the previous conversion result. The address is acquired during the first four SCLK cycles, with the interval produced by the remaining four cycles being used to begin charging the on-chip sample-and-hold capacitors. After the eighth SCLK, the SCLK input is inhibited (on-chip) until the conversion is complete.

#### A/D CLK (Pin 19, MC145040 only)

A/D clock input. This pin clocks the dynamic A/D conversion sequence, and may be asynchronous and unrelated to SCLK. This signal must be free running, and may be obtained from the MPU system clock. Deviations from a 50% duty cycle can be tolerated if each half period is > 238 ns.

## EOC (Pin 19, MC145041 only)

End-of-conversion output. EOC goes low on the negative edge of the eighth SCLK. The low-to-high transition of EOC indicates the A/D conversion is complete and the data is ready for transfer.

#### ANALOG INPUTS AND TEST MODE

#### AN0 through AN10 (Pins 1-9, 11, 12)

Analog multiplexer inputs. The input AN0 is addressed by loading \$0 into the serial data input,  $D_{in}$ . AN1 is addressed by \$1, AN2 by \$2 . . . AN10 via \$A. The mux features a breakbefore-make switching structure to minimize noise injection into the analog inputs. The source impedance driving these inputs must be  $\leq 10~k\Omega$ . NOTE: \$B addresses an on-chip test voltage of  $(V_{ref} + V_{AG})/2$ , and produces an output of \$80 if the converter is functioning properly. However, a  $\pm 1$  LSB deviation from \$80 occurs in the presence of sufficient system noise (external to the chip) on  $V_{DD}$ ,  $V_{SS}$ ,  $V_{ref}$ , or  $V_{AG}$ .

#### **POWER AND REFERENCE PINS**

#### VSS and VDD (Pins 10 and 20)

Device supply pins. VSS is normally connected to digital ground;  $V_{DD}$  is connected to a positive digital supply voltage.  $V_{DD} - V_{SS}$  variations over the range of 4.5 to 5.5 volts do not affect the A/D accuracy. Excessive inductance in the  $V_{DD}$  or  $V_{SS}$  lines, as on automatic test equipment, may cause A/D offsets > % LSB.


## VAG and Vref (Pins 13 and 14)

Analog reference voltage pins which determine the lower and upper boundary of the A/D conversion. Analog input voltages  $\geq$  V<sub>ref</sub> produce an output of \$FF and input voltages  $\leq$  VAG produce an output of \$00. CAUTION: The analog input voltage must be  $\geq$  VSS and  $\leq$  VDD. The A/D conversion result is ratiometric to V<sub>ref</sub> - VAG as shown by the formula:

$$V_{in} = \left[ \frac{output\ code}{\$FF} \times (V_{ref}\ -\ V_{AG}) \right] + \frac{quantizing}{error} + \frac{linearity}{error}$$

 $V_{ref}$  and  $V_{AG}$  should be as noise-free as possible to avoid degradation of the A/D conversion. Noise on either of these pins will couple 1:1 to the analog input signal, i.e. a 20 mV change in  $V_{ref}$  can cause a 20 mV error in the conversion result. Ideally  $V_{ref}$  and  $V_{AG}$  should be single-point connected to the voltage supply driving the system's transducers.

## PIN ASSIGNMENTS



\*NOTE: A/D CLK (MC145040) EOC (MC145041)




Figure 9. MC145040 Timing Diagram Utilizing CS to Three-State Dout





Figure 10. MC145040 Timing Diagram Not Utilizing GS, A/D Conversion Interval Controls Three-State

D7, D6, D5  $\dots$  D0 = The result of the previous A/D conversion. A3, A2, A1, A0 = The mux address for the next A/D conversion.



D7, D6, D5 . . . D0 = The result of the previous A/D conversion. A3, A2, A1, A0 = The mux address for the next A/D conversion.

## **APPLICATIONS INFORMATION**

#### DESCRIPTION

This example application of the MC145040/MC145041 ADCs interfaces three controllers to a microprocessor and processes data in real-time for a video game. The standard joystick X-axis (left/right) and Y-axis (up/down) controls as well as engine thrust controls are accommodated.

Figure 13 illustrates how the MC145040/MC145041 is used as a cost-effective means to simplify this type of circuit design. Utilizing one ADC, three controllers are interfaced to a CMOS or NMOS microprocessor with a serial peripheral interface (SPI) port. Processors with National Semiconductor's MICROWIRE serial port may also be used. Full duplex operation optimizes throughput for this system.

#### **DIGITAL DESIGN CONSIDERATIONS**

Motorola's MC68HC05C4 CMOS MCU may be chosen to reduce power supply size and cost. The NMOS MCUs may be used if power consumption is not critical. A Vpp to Vss 0.1  $\mu$ F bypass capacitor should be closely mounted to the ADC.

Both the MC145040 and MC145041 will accommodate all the analog system inputs. The MC145040, when used with a 2 MHz MCU, takes 24 µs to sample the analog input, perform the conversion, and transfer the serial data at 1 MHz. Thirtytwo A/D Clock cycles (2 MHz at input pin 19) must be provided and counted by the MCU after the eighth SCLK before reading the ADC results. The MC145041 has the end-ofconversion (EOC) signal (at output pin 19) to define when data is ready, but has a slower 40  $\mu s$  cycle time. However, the 40  $\mu s$ is constant for serial data rates of 1 MHz independent of the MCU clock frequency. Therefore, the MC145041 may be used with the CMOS MCU operating at reduced clock rates to minimize power consumption without sacrificing ADC cycle times, with EOC being used to generate an interrupt. (The MC145041 may also be used with MCUs which do not provide a system clock.)

#### ANALOG DESIGN CONSIDERATIONS

Controllers with output impedances of less than 10 kilohms may be directly interfaced to these ADCs, eliminating the need

for buffer amplifiers. Separate lines connect the  $V_{\text{ref}}$  and  $V_{\text{AG}}$  pins on the ADC with the controllers to provide isolation from system noise.

Although not indicated in Figure 13, the V<sub>ref</sub> and controller output lines may need to be shielded, depending on their length and electrical environment. This should be verified during prototyping with an oscilloscope. If shielding is required, a twisted pair or foil-shielded wire (not coax) is appropriate for this low frequency application. One wire of the pair or the shield must be VAG.


A reference circuit voltage of 5 volts is used for this application. The reference circuitry may be as simple as tying VAG to system ground and V<sub>ref</sub> to the system's positive supply. (See Figure 14.) However, the system power supply noise may require that a separate supply be used for the voltage reference. This supply must provide source current for V<sub>ref</sub> as well as current for the controller potentiometers.

A bypass capacitor across the V<sub>ref</sub> and V<sub>AG</sub> pins is recommended. These pins are adjacent on the ADC package which facilitates mounting the capacitor very close to the ADC.

#### SOFTWARE CONSIDERATIONS

The software flow for acquisition is straightforward. The nine analog inputs, AN0 through AN8, are scanned by reading the analog value of the previously addressed channel into the MCU and sending the address of the next channel to be read to the ADC, simultaneously. All nine inputs may be scanned in a minimum of 216  $\mu$ s (MC145040) or 360  $\mu$ s (MC145041).

If the design is realized using the MC145040, 32 A/D clock cycles (at pin 19) must be counted by the MCU to allow time for A/D conversion. The designer utilizing the MC145041 has the end-of-conversion signal (at pin 19) to define the conversion interval. EOC may be used to generate an interrupt, which is serviced by reading the serial data from the ADC. The software flow should then process and format the data, and transfer the information to the video circuitry for updating the display.






Figure 14. Alternate Configuration Using the Digital Supply for the Reference Voltage

# 4

# **CMOS Decoders/Display Drivers**

## **CMOS DECODERS/DISPLAY DRIVERS**

Device Number	Function
MC14495-1	Hexadecimal-to-7-Segment Latch/Decoder ROM/Driver
MC14499	7-Segment LED Display Decoder/Driver with Serial Interface
MC14511B	BCD-to-7-Segment Latch/Decoder/Driver
MC14513B	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking
MC14543B	BCD-to-7-Segment Latch/Decoder/Driver for Liquid Crystals
MC14544B	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking
MC14547B.	High-Current BCD-to-7-Segment Decoder/Driver
MC14558B	BCD-to-7-Segment Decoder
MC145000	Serial Input Multiplexed LCD Driver (Master)
MC145001	Serial Input Multiplexed LCD Driver (Slave)
MC145453	LCD Driver with Serial Interface

Display Type	Input Format	Drive Capability Per Package	On-Chip Latch	Display Control Inputs	Segment Drive Current	Device Number	Number of Pins
LCD	Parallel BCD	7 Segments		Blank	~1 mA	MC14543B	16
			"	Blank, Ripple Blank	~1 mA	MC14544B	18
	Serial Binary [Compatible with the Serial Peripheral Interface (SPI)	33 Segments or Dots	-		20 μΑ	MC145453	40
	on CMOS MCUs]		ĺ				
Muxed LCD	Serial Binary [Compatible with	48 Segments or Dots	-		~ 200 µA	MC145000	24
	the Serial Peripheral Interface (SPI) on CMOS MCUs]	44 Segments or Dots	"		~ 200 µA	MC145001	18
LED,	Parallel BCD	7 Segments	~	Blank, Lamp Test	25 mA	MC14511B	16
Incandescent, Fluorescent*			-	Blank, Ripple Blank, Lamp Test	25 mA	MC14513B	18
		·		Blank	65 mA	MC14547B	16
LED, Incandescent	Serial Binary [Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs]	28 Segments + 4 Decimal Points		Oscillator (Scanner)	50 mA	MC14499	18
LED	Parallel Hex	7 Segments + A thru F Indicator	-		10 mA★	MC14495-1	16
(Interfaces to Display Drivers)	Parallel BCD	7 Segments		Ripple Blank, Enable	*	MC14558B	16

<sup>\*</sup> Absolute maximum working voltage = 18 V

<sup>★</sup> On-chip current-limiting resistor



## **Advance Information**


#### HEXADECIMAL-TO-SEVEN SEGMENT LATCH/ DECODER ROM/DRIVER

The MC14495-1 is constructed with CMOS enhancement-mode devices and NPN bipolar output drivers in a monolithic structure. The circuit provides the functions of a 4-bit storage latch. The decoder is implemented utilizing a mask-programmable ROM. With a 5-volt power supply, it can be used without resistor interface to drive seven segment LEDs. The series output resistors of, typically, 290 ohms are internal to the device.

The MC14495-1 is an improved version of the MC14495 with CMOS input levels and decreased propagation delays.

Applications include MPU systems display driver, instrument display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Low Logic-Circuit Power Dissipation
- High Current-Sourcing Outputs with Internal Limiting Resistors
- · Latch Storage of Code
- Supply Voltage Range = 4.5 to 18 V
- CMOS Input Switching Levels
- Standard ROM Provides Hex-to-Seven Segment Decoding
- Other ROM Options Available Upon Request (Contact your Motorola Sales Office)
- Chip Complexity: 187 FETs plus 9 NPNs or 49 Equivalent Gates




This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MC14495-1

## **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

HEXADECIMAL-TO-SEVEN SEGMENT LATCH/DECODER ROM/DRIVER



		and the same of th
1 <b>e</b> V	/ <sub>DD</sub> 16	
: 2 <b>C</b> f	d <b>1</b> 15	
3 <b>5</b> g	c 114	aa
4 C h+i	ь <b>і</b> 13	f g b
5 <b>c</b> A	a <b>1</b> 12	е
6 <b>0</b> B	. j <b>þ</b> 11	d
7 <b>t</b> LE	D <b>1</b> 10	
8 <b>C</b> V <sub>SS</sub>	C 9	
1	LPHANUME	RIC DISPLAY
$ G $ $ \partial G $	4 5 8 7	8 9 8 6 C  <i>6</i>  E F
0 1 2 3	4 5 6 7	8 9 10 11 12 13 14 15

#### TRUTH TABLE

						_								
	-1	NP	UT	5						(	רטכ	PUTS	3	100
	D	С	В	Α	a	b	С	d	е	f	g	h+i	j ·	DISPLAY
	0	0	0	0	1	1	1	1	1	1	0	0	Open	0
٠,	0	0	0	1	0	1	1	0	0	0	0	0	Open	1
	0	0	1	0	1	1	0	1	1	0	1	0	Open	2
	0	0	1	1	1	1	1	1	0	0	1	0 %	Open	3
	0	1	0	0	0	1	1	0	0	1	1	0	Open	4
	0	1	0	1	1	0	1	1	0	1	11	0	Open	5
	0.	1	1	0	1	0	1	1	1	1	1 :	0	Open	6
	0	1	1	1	1	1	1	0	0	0	0	0	Open	7
	1	0	0	0	1	1	1	1	1	1	1	0	Open	8
	1	0	0	1	1	1	: 1	1	0	1	1	0	Open	9
	1	0	.1.	0	1	1	1	. 0	1	1,	1.	1 .	Open	A
	1	0	, 1 ,	-1	0	0	1	. 1	.1	1	-1.	1,	Open	b
	1	1	0	0	1	0	0	1	1	1	0	1	Open	С
	1	1	0	1	0	1	1	1	1	0	1	1	Open	d
	1	1	1	0	1	0	0	1	1	1	1	1	Open	E
	1	1	1	1	1	0	0	0	1	1	1	1	0	F

## MAXIMUM RATINGS (Voltages referenced to VSS).

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to + 18	V
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
DC Current Drain per Input Pin	1	10	mA
Operating Temperature Range	Тд	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to + 150	°C
Maximum Continuous Output Power (Source) per Output @ 25°C Pins 1, 2, 3, 12, 13, 14, 15 Pin 4	POHmax‡	50 100	mW

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high inpedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ .

ELECTRICAL CHARACTERISTICS (Voltages referenced to VSS)

		$V_{DD}$	- 4	0°C		25°C		85	85°C		
Characteristic	Symbol	V.	Min	Max	Min	Тур	Max	Min	Max	Unit	
Input Voltage # "0" Level	VIL		1							V	
$(V_0 = 3.8 \text{ or } 0.5 \text{ V})$		5	-	1.5		2.25	1.5	1 -	1.5	1 1	
$(V_0 = 8.8 \text{ or } 1.0 \text{ V})$		10	-	3.0		4.50	3.0	* = * · ·	3.0	1	
$(V_0 = 13.8 \text{ or } 1.5 \text{ V})$		15	-	4.0		6.00	4.0		4.0		
(V <sub>O</sub> = 0.5 or 3.8 V) "1" Level	VIH	5	3.5	_	3.5	2.75		3.5	_	V	
$(V_0 = 1.0 \text{ or } 8.8 \text{ V})$		10	7.0	_	7.0	5.50	_	7.0	· · —	200	
(V <sub>O</sub> = 1.5 or 13.8 V)		15	11.0		11.0	8.25	-	11.0			
Output Voltage: a - g, h + i	VoL	5	_	0.1		0	0.05	_	0.05	V	
$V_{in} = V_{DD}$ or 0, $I_{out} = 0 \mu A$	. 02	10	_	0.1		. 0	0.05	_	0.05		
III OUL OUL		15	-	0.1	-	0	0.05	-	0.05		
Output Drive Voltage: a - g, h+i	V <sub>OH</sub>	5							-	V	
(IOH = 0 mA)	.04	-	4.0	_	4.0	4.8	_	4.0	_		
(I <sub>OH</sub> = 5 mA)			2.45	_	2.4	3.0		2.05			
(I <sub>OH</sub> = 10 mA)			1.3	_	0.8	1.7		_	_		
(I <sub>OH</sub> = 0 mA)		10	9.0		9.0	9.8	_	9.0		V	
(I <sub>OH</sub> = 5 mA)			7.4	_	7.2	8.0	_	6.9	_		
(I <sub>OH</sub> = 10 mA)			6.4	_	5.8	6.7		5.0	_		
(I <sub>OH</sub> = 15 mA)			5.3		4.4	5.3	. – .	3.05			
(IOH = 0 mA)		15	14.0		14.0	14.8		14.0		V	
(IOH = 5 mA)	1		12.2		12.0	13.0	_	11.7	_		
(I <sub>OH</sub> = 10 mA)			10.9	_	10.4	11.7	_	9.6	_		
(IOH = 15 mA)			9.7	-	8.8	10.3	- L	7.45			
(I <sub>OH</sub> = 20 mA)			8.5		7.2	8.8		5.25	-		
$(I_{OH} = 25 \text{ mA})$			7.4	-	5.6	7.1	-	3.0	1 -		
Output Sink Current: j	loL									mA	
(V <sub>OI</sub> = 0.4 V)	"-	5	-	_	0.3	1.00	- "	-			
$(V_{OL} = 0.5 \text{ V})$		10		-	_	-			_		
$(V_{OL} = 1.5 \text{ V})$		15		-	0.5	1.25	_	_	"		
Input Current (L Device)	lin	15	_	± 0.1	_	±0.00001	± 0.1	-	± 1.0	μΑ	
Input Current (P Device)	lin	15	_	±0.3	_	±0.00001	±0.3	-	± 1.0	μΑ	
Input Capacitance	Cin	_	_	_	_	5.0	7.5	-	_	pF	
Quiescent Current	1DD	5	_	0.3	_	0.08	0.25	-	0.2	mA	
$V_{in} = 0$ or $V_{DD}$ , $I_{out} = 0 \mu A$		10		1.5	_	0.40	1.25		: 1.0		
(Per Package)	1 -	15	- "	3.0	-	0.85	2.50	· - , i	2.0		
Total Supply Current**†	IT	5		100	IT = (1	.9 μA/kHz)1	f + Ipp			μА	
(Dynamic plus Quiescent,	1 ' 1	10	100			.8 μA/kHz)1					
Per Package)		15				.7 μA/kHz)1					
(C <sub>L</sub> =50 pF on all outputs, all											
buffers switching)											

<sup>†</sup>To calculate total supply current at loads other than 50 pF:  $I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) \text{ VDDf}$  where:  $I_T$  is in  $\mu$ A (per package),  $C_L$  in pF, VDD in V, and f in kHz is input frequency.

#Noise immunity specified for worst-case input combination. Noise margin for both."1" and "0" level = 1.0 V min @ VDD=5.0 V

<sup>#</sup> POHmax = IOH (VDD-VOH)

<sup>\*\*</sup>The formulas given are for the typical characteristics only at 25°C.


<sup>2.0</sup> V min @ V<sub>DD</sub> = 10 V

<sup>2.5</sup> V min @ V<sub>DD</sub> = 15 V

## SWITCHING CHARACTERISTICS (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time, a-g, h+i Outputs (Figure 1)	tTLH					ns
	- 1 te	5		210	450	
		10	-	145	300	
		15		90	200	
Output Fall Time, a - g, h + i Outputs (Figure 1)	THL	5		1.5	2.5	μS
		10		1.5	3.5 2.75	
		15	and	1.1	2.75	
Output Fall Time, j Output	tTHL	<del>                                     </del>	<del> </del>	1	2.20	ns
(Figures 3 and 4)	, Inc	5	_	105	250	113
		10	_	40	100	
		15	·	30	75	
Propagation Delay Time, A, B, C, D to a-g,	tPLH			1		ns
h+i Outputs (Figure 2)	1	5	L = 1	935	2400	100
		10	-	340	900	
		15		230	500	
	tPHL	5	_	7.0	18.0	μS
		10	_	3.5	9.0	
	ļ	15		2.0	5.0	
Propagation Delay Time, A, B, C, D to j Output	tPLZ	1.	1			μS
(Figures 3 and 4)		5 10		11.0	25.0 20.0	
	i	15	_	8.0 4.0	10.0	-
				<b></b>		
	tPZL .	5 10	_	800 400	1500 1000	ns
		15		200	500	
Propagation Delay Time, LE to a-g, h+i Outputs	touu	10	<del> </del>	200	500	ns
(Figure 5)	<sup>t</sup> PLH	5	_	1300	3000	115
trigate or		10	_	500	1500	
		15	-	350	1000	- 1
	tPHL	5		16.0	30.0	μS
	, 11112	10	_	6.0	15.0	,
		15	_	5.0	10.0	
Propagation Delay Time, LE to j Output	tPLZ					μS
(Figures 4 and 6)		5	-	14.0	30	
		10	- ,	8.0	20	
		15		6.0	15	
	tPZL	5		10.0	25	μS
		10		5.0	15	
Contractions A. D. C. Danille (Fig. 7)	+	15	100	4.0	10	
Setup Time, A, B, C, D to LE (Figure 7)	t <sub>su</sub>	5 10	100 65	35 25	= = =	ns
		15	65	25	_	
Hold Time, LE to A, B, C, D (Figure 7)	+.	5	125	45		ns
Flora Time, LE to A, B, C, D (Figure //	th	10	75	30		115
	1	15	75	25		
Latch Enable Pulse Width, LE (Figure 7)	+	5	525	210	_	ns
Estation Enable 7 disc Friedlin, EE trigule 77	tw	10	200	80		110
		15	140	55		

## OUTPUT CIRCUIT (Except Pin 11)



## INPUT/OUTPUT FUNCTIONS

# SEGMENT DRIVER (a, b, c, d, e, f, g, h+i; PINS 12, 13, 14, 15, 1, 2, 3, 4)

The segment drivers are emitter-follower NPN transistors. To limit the output current, a resistor, typically 290 ohms, is integrated internally, at each output. Therefore, external resistors are not necessary when driving an LED at the supply voltage of  $V_{DD}\!=\!5.0$  volts.

## OUTPUT (j; PIN 11)

This open-drain output is activated (goes low) whenever inputs A, B, C, and D are all set to a logic one. Otherwise the output is in the high-impedance state. See the truth table.


## INPUT DATA (A, B, C, D; PINS 5, 6, 9, 10)

The inputs A, B, C, and D are fed to a 4-bit latch which is controlled by the Latch Enable input.


#### LATCH ENABLE (LE; PIN 7)

The data on inputs A, B, C and D will pass through the latch and will be decoded immediately when LE is low. In this mode of operation the circuit is performing the function of a conventional decoder/driver. The data may be loaded into the latch when LE=low and will be latched with the rising edge of LE. The data will remain stored as long as LE is high.


## SWITCHING WAVEFORMS



## SWITCHING WAVEFORMS



TYPICAL CIRCUIT @ VDD = 5.0 V





## MC14499

# 7-SEGMENT LED DISPLAY DECODER/DRIVER WITH SERIAL INTERFACE

The MC14499 is a 7-segment alphanumeric LED decoder/driver with a serial interface port to provide communication with CMOS microprocessors and microcomputers. This device features NPN output drivers which allow interfacing to common cathode LED displays through external series resistors.

- High-Current Segment Drivers on Chip
- CMOS MPU Compatible Input Levels
- Wide Operating Voltage Range: 4.5 to 6.5 V
- Drives Four Characters with Decimal Points


## **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

7-SEGMENT LED DISPLAY DECODER/DRIVER WITH SERIAL INTERFACE



P SUFFIX
PLASTIC PACKAGE
CASE 707





## MC14499

## MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to+ 7.0	Vdc
Input Voltage, all Inputs	VIN	-0.5 to V <sub>DD</sub> +0.5	Vdc
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	TSTG	-65 to+150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{\rm in}$  and  $V_{\rm out}$  be constrained to the range  $V_{\rm SS} < V_{\rm in}$  or  $V_{\rm out} \rangle < V_{\rm DD}$ 

## ELECTRICAL CHARACTERISTICS ( $V_{DD} = 4.5 \text{ to } 6.5 \text{ V}$ )


Characteristic	Pin	Symb.	C	90		25°	70	0	Unit		
			Min.	Max.	Min.	Тур.	Max.	Min.	Max.		
Input Voltage '0' level '1' level Input Current (V <sub>IN</sub> = 0 to V <sub>DD</sub> )	5,12, 13	VIL VIH IIN	0.7x∨ <sub>DD</sub>	0.3×V <sub>DD</sub> ±0.1	_ 0.7xV <sub>DD</sub>	0.45xV <sub>DD</sub> 0.55xV <sub>DD</sub> ±0.001		0.7xV <sub>DD</sub>	0.3xV <sub>DD</sub> ±1.0	Vdc Vdc μA	
Oscillator Input Voltage '0' level '1' level Oscillator Input Current VOSC=0 VOSC=VDD	6	VILO VIHO IIOL IIOH	0.75xV <sub>DD</sub>	0.25xV <sub>DD</sub> 100 –100	– 0.75x∨ <sub>DD</sub> 30 –30	0.3xV <sub>DD</sub> 0.7xV <sub>DD</sub> 50 –50	0.25x∨ <sub>DD</sub> - 80 -80	0.8xV <sub>DD</sub> 10 –10	0.2xV <sub>DD</sub>	Vdc Vdc μA μA	
Segment Driver Voltage below $V_{DD}$ $I_{OUT}=50 mA$ $I_{OUT}=10 mA$ Segment Driver OFF Leakage $V_{OUT}=0$		V <sub>DD</sub> - -VsOH I <sub>OFF</sub>		1.1 0.8 100		0.9 0.7	1.0 0.75 50		1.1 0.8 100	Vdc Vdc	
Digit Drivers Source (On) V <sub>OUT</sub> = 0.8 V Sink (Off) V <sub>OUT</sub> = 0.5 V	7,8, 10,11	I <sub>DOH</sub>	6 -0.2		5.5 0.2	8 2	<u></u>	4 -0.1		mA mA	
Quiescent Current V <sub>IN</sub> = 0, I <sub>OUT</sub> = 0, C <sub>OSC</sub> = 15 nF	18			1	_	0.5	1		1	mA	
Maximum Power Dissipation				500	_	·	500		500	mW.	

## SWITCHING CHARACTERISTICS (V $_{DD}$ = 5V $\pm$ 10 $^{o}/o$ , T $_{A}$ = 0 to 70 $^{o}$ C)

Characteristic	Fig.	Symbol	Min.	Max.	Unit
Clock High time	3	<sup>t</sup> CH	2		μs
Clock Low time	3	tCL	2	a la	μs
Clock Rise time	3	tCR		2	μs
Clock Fall time	3	<sup>t</sup> CF		2	μs
Enable Lead time	3	†Elead	200		ns
Enable Lag time	3	tElag	200		ns
Data Set-up time	3	tDSup	200	* * ·	ns
Data Hold time	3	<sup>†</sup> DHold	1		μs
Scanner Frequency*	5	1/tScan	50	300	Hz
Osc/Digit Lead time	5	top		10	μs
Osc/Segment Lead time	5	tos		10	μs
Digit Overlap	5	tov		5	μs

<sup>\*</sup> Scanner Capacitance = 22nF.

## PIN ASSIGNMENT



#### CIRCUIT OPERATION

The circuit accepts a 20-bit input, 16-bits for the four digit display plus 4-bits for the decimal point — these latter four-bits are optional.

The input sequence is the decimal point code followed by the four digits, as shown in figure 2.

In order to enter data the enable input,  $\overline{EN}$ , must be low, = 0. The sample and shift are accomplished on the falling clock edge, see figure 3. Data are loaded from the shift register to the latches when  $\overline{EN}$  goes high, = 1. While the shift register is being loaded the previous data are stored in the latches.

If the decimal point is used the system requires 20 clock pulses to load data, otherwise only 16 are required.

#### CASCADING

The circuit may be cascaded in the following manner.

If a 1111 word is loaded into the decimal point latch, the output of the shift register is switched to the decimal point driver, see figure 4. Therefore, to cascade n four digit display drivers a set-up is used which will firstly load the 1111 cascading word:

- 1 EN = 0
- 2 Load 20-bits, the first four bits being 1, with 20 clock pulses.
- $3 \overline{EN} = 1$ , to load the latch
- 4 Repeat steps 1 to 3 (n-1) times
- 5 (nX20)-bits can be loaded into n circuits, with 1111 as decimal point word to continue the cascading.

#### **SCANNER**

The scanner frequency is determined by an on-chip oscillator, which requires an external frequency determining capacitor. The capacitor voltage varies between two trigger levels at the oscillator frequency.

An external oscillator signal can be used, within the recommended operating range of 200 to 800Hz - to avoid flicker and digit overlap. For test purposes this frequency can be increased up to 10kHz.

A divide by four counter provides four non-over lapping scanner waveforms corresponding to the four digits — see figure 5.

#### SEGMENT DECODER

The code used in this matrix decoders is shown in figure 6.

#### OUTPUT DRIVERS

There are two different drivers:

The segment and decimal point drivers; these are NPN emitter followers with no current limiting devices.

The digit output buffers; These are short circuit protected CMOS devices.

A typical application circuit is shown in figure 7.

#### FIGURE 2 - INPUT SEQUENCE

+ time

Bit No. 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

shift → 

HIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT → 

SHIFT →

## FIGURE 3a - SERIAL INPUT, POSITIVE CLOCK




FIGURE 3b - SERIAL INPUT, NEGATIVE CLOCK




FIGURE 4 - CASCADING MC 14499s







FIGURE 5 - SCANNER WAVEFORMS







## FIGURE 7 - APPLICATION EXAMPLE



R1 - R8: 36-820 C: 22 nF V<sub>DD</sub> Typ: 5-6 V

Is max.: 40-50 mA IDmax.: 8I<sub>S</sub> max.

# MC14511B

#### BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

The MC14511B BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability. Lamp test ( $\overline{LT}$ ), blanking ( $\overline{BI}$ ), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Quiescent Current = 5.0 nA/package typical @ 5 V
- Low Logic Circuit Power Dissipation
- High-Current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Code
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Facility
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Chip Complexity: 216 FETs or 54 Equivalent Gates

## MAXIMUM RATINGS (Voltages referenced to Vss).

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	٧
DC Current Drain per Input Pin	- 1	10	mΑ
Operating Temperature Range — AL Device CL/CP Device	TA	-55 to +125 -40 to +85	οС
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Maximum Output Drive Current (Source) per Output	IOHmax	25	mA
Maximum Continuous Output Power (Source) per Output ‡	POHmax	50	mW

<sup>\*</sup>POHmax = IOH (VDD -VOH)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occur if  $V_{in}$  and  $V_{out}$  are not constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ .


Due to the sourcing capability of this circuit, damage can occur to the device if  $V_{DD}$  is applied, and the outputs are shorted to  $V_{SS}$  and are at a logical 1 (See Maximum Ratings).


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

## **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER





#### TRUTH TABLE

		NPUT	S								ου	TP	JTS	;
LE	BI	LT	D	С	В	Α	а	b	С	d	е	f	9	DISPLAY
х	×	0	×	×	×	х	1	1	1	1	1	1	1	8
×	0	1	×	×	×	×	0	0	0	0	0	0	0	Blank
0	1	1	0	. 0	0	0	1	1	1	1	-1	1	0	. 0
0	1	1	0	0	0	1	0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	1	1	0	1	1	0	1	2
0	1	1	0	0	1	1	1	1	1	1	0	0	1	3
0	1	1	0	1	0	0	0	1	1	0	0	1	1	4
0	. 1	1	0	1	0	1	1	0	1	1	0	1	1	5
:0	1	1	0	1	1	0	0	O	1	1	1	1	1	-6
0	1	1	0	1	1	1	1	1	1	0	0	0	0	7
0	1	1	1	0	0	0	1	1	1	1	1	1	1	8
0	1	1	1	0	0	1	1	1	1	0	0	1	1	9
0	1	1	1	0	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	0	1	1	0	0	0	0	0	0	0	Blank
0	1	- 1	1	1	0	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	0	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	1	0	0	0	0	0	0	0	Blank
1	- 1	1	Х	х	Х	х				·				•

X = Don't Care

<sup>\*</sup>Depends upon the BCD code previously applied when LE = 0

## MC14511B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to Vss)

	1	V <sub>DD</sub>	Tio	w*	i	25°C		Th	igh*	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Leve		5.0		0.05		0	0.05		0.05	V
V <sub>in</sub> = V <sub>DD</sub> or 0	1 .05	10		0.05		0	0.05		0.05	
- III - DD et e		15		0.05	_ `	o	0.05		0.05	1
"1" Leve	VOH	5.0	4.1	_	4.1	4.57		4.1		V
V <sub>in</sub> = 0 or V <sub>DD</sub>	I VOH	10	9.1		9.1	9.58	1	9.1		. *
· III · · · · · · · · · · · · · · · · ·	1.0	15	14.1	_ :	14.1	14.59		14.1		
nput Voltage# "0" Leve	1 1/		1 7.1				-			V
(V <sub>O</sub> = 3.8 or 0.5 V)	VIL	5.0		1.5		0.05	1.5		1.5	
$(V_0 = 8.8 \text{ or } 1.0 \text{ V})$		10		3.0		2.25	1.5 3.0	_	3.0	
(V <sub>O</sub> = 13.8 or 1.5 V)		15		4.0		4.50	4.0	_ =	4.0	
HAH I	<del>                                     </del>	<del></del>				6.75	<del></del>			
(*0 0.0 0. 3.0 4)	VIH	5.0	3.5	-	3.5	2.75	- 1	3.5	/	· V
$(V_O = 1.0 \text{ or } 8.8 \text{ V})$		10	7.0		7.0	5.50	-	7.0		
(V <sub>O</sub> = 1.5 or 13.8 V)	<u> </u>	15	11.0		11.0	8.25	_	11.0		
Output Drive Voltage (AL Device)	Voн	7.1	100			100		١		V
(I <sub>OH</sub> = 0 mA) Source	:	5.0	4.10		4.10	4.57		4.1	- '	
(I <sub>OH</sub> = 5.0 mA)	1	1	- 1	_	- 1	4.24				1.0
(I <sub>OH</sub> = 10 mA)			3.90	-	3.90	4.12	-	3.5	-	,
(I <sub>OH</sub> = 15 mA)		l .	-	_	l	3.94	_		- "	
(I <sub>OH</sub> = 20 mA)			3.40	_	3.40	3.70		3.0	-	
(I <sub>OH</sub> = 25 mA)		-				3.54				
(I <sub>OH</sub> = 0 mA)		10	9.10	-	9.10	9.58	-	9.1	-	- V
$(I_{OH} = 5.0 \text{ mA})$			-	-		9.26	_			
(I <sub>OH</sub> = 10 mA)			9.00		9.00	9.17	-	8.6	-	
(I <sub>OH</sub> = 15 mA)				-	-	9.04	-	-	-	
(I <sub>OH</sub> = 20 mA)			8.60	_	8.60	8.90	-	8.2	-	
(I <sub>OH</sub> = 25 mA)						8.70	-	-	_	
$(I_{OH} = 0 \text{ mA})$		15	14.1	_	. 14.1	14.59	-	14.1		V
(IOH = 5.0  mA)			-	_	-	14.27	-	-	-	
$(I_{OH} = 10 \text{ mA})$			14.0	-	14.0	14.18	-	13.6	_	
(I <sub>OH</sub> = 15 mA)			- 1			14.07		-	-	
$(I_{OH} = 20 \text{ mA})$			13.6	_	13.6	13.95	-	13.2	-	
(I <sub>OH</sub> = 25 mA)			-	-		13.70	_	-	-	
Output Drive Voltage (CL/CP Device)	Voн									V
(IOH = 0 mA) Source	:	5.0	4.10		4.10	4.57	-	4.1	-	
(I <sub>OH</sub> = 5.0 mA)			-	-	_	4.24	-	-	-	
(I <sub>OH</sub> = 10 mA)			3.60	-	3.60	4.12	-	3.3	-	
(I <sub>OH</sub> = 15 mA)			-	-		3.94	-	-	_	
(I <sub>OH</sub> = 20 mA)	1		2.80	-	2.80	3.75		2.5	-	
(I <sub>OH</sub> = 25 mA)					_	3.54				
$(I_{OH} = 0 \text{ mA})$		10	9.10	-	9.10	9.58	-	9.1	-	· · · · · · · · · · · · · · · · · · ·
(I <sub>OH</sub> = 5.0 mA)			-	-	-	9.26		-	- 1	
$(I_{OH} = 10 \text{ mA})$	1		8.75	_	8.75	9.17	-	8.45		
(I <sub>OH</sub> = 15 mA)			-	-	-	9.04	-,	-	-	
(I <sub>OH</sub> = 20 mA)	1		8.10	-	8.10	8.90	-, - 1	7.8	=;	
(I <sub>OH</sub> = 25 mA)	1		_		-	8.75		1 <sub>2</sub> = 1 <sub>4</sub>	- ' '	
$(I_{OH} = 0 \text{ mA})$		15	14.1		14.1	14.59		14.1		V
$(I_{OH} = 5.0 \text{ mA})$	1		-	-	-	14.27		-	-	
(I <sub>OH</sub> = 10 mA)			13.75	-	13.75	14.18	-	13.45		
(I <sub>OH</sub> = 15 mA)	1		- 1	'		14.07	-		1 -	
$(I_{OH} = 20 \text{ mA})$			13.1	-	13.1	13.95		12.8	- ,	
(I <sub>OH</sub> = 25 mA)				-	-	13.80	-	-	-	
Output Drive Current (AL Device)	loL									mΑ
(V <sub>OL</sub> = 0.4 V) Sink		5.0	0.64		0.51	0.88		0.36		
$(V_{OL} = 0.5 V)$		10	1.6		1.3	2.25	-	0.9		
(VOL = 1.5 V)		15	4.2	-	3.4	8.8		2.4	_	
Output Drive Current (CL/CP Device)	IOL									· mA
(V <sub>OL</sub> = 0.4 V) Sink		5.0	0.52		0.44	0.88		0.36	_	
$(V_{OL} = 0.5 \text{ V})$		10	1.3	_	1.1	2.25		0.9		
(V <sub>OL</sub> = 1.5 V)	1	15	3.6	_	3.0	8.8	I	2.4	_	

(Continued)

## **ELECTRICAL CHARACTERISTICS (Continued)**

		V <sub>DD</sub>	Th	ow*		25°C		Th	igh *	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур .	Max	Min	Max	Unit
Input Current (AL Device)	- In	15	_	± 0.1	. –	±0.00001	. ± 0.1	1	± 1.0	μА
Input Current (CL/CP Device)	lin	15	-	± 0.3		±0.00001	± 0.3	_	± 1.0	μА
Input Capacitance	Cin	-		, - v s		5.0	7.5	-	-	pΕ
Quiescent Current (AL Device) (Per Package) V <sub>in</sub> =0 or V <sub>DD</sub> , I <sub>out</sub> = 0 μA	IDD	5.0 10 15	- -	5.0 10 20	- :	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μΑ
Quiescent Current (CL/CP Device) (Per Package) V <sub>in</sub> =0 or V <sub>DD</sub> , I <sub>out</sub> = 0 μA	IDD	5.0 10 15	- - -	20 40 80	=	0.005 0.010 0.015	20 40 80	- -	150 300 600	μА
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> 50 pF on all outputs, all buffers switching)	!т	5.0 10 15	, i		IT = (	1.9 μΑ/kHz 3.8 μΑ/kHz 5.7 μΑ/kHz	) f + I <sub>DD</sub>			μА

 $<sup>^{\</sup>star}T_{low}$  = -55 $^{\circ}C$  for AL Device, -40 $^{\circ}C$  for CL/CP Device.  $T_{high}$  = +125 $^{\circ}C$  for AL Device, +85 $^{\circ}C$  for CL/CP Device. #Noise immunity specified for worst-case input combination.

## SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Тур	Max	Unit
Output Rise Time t <sub>TLH</sub> = (0.40 ns/pF) C <sub>L</sub> + 20 ns t <sub>TLH</sub> = (0.25 ns/pF) C <sub>L</sub> + 17.5 ns t <sub>TLH</sub> = (0.20 ns/pF) C <sub>L</sub> + 15 ns	tTLH	5.0 10 15	_ _ _	40 30 25	80 60 50	ns
Output Fall Time  tTHL = (1.5 ns/pF) C <sub>L</sub> + 50 ns  tTHL = (0.75 ns/pF) C <sub>L</sub> + 37.5 ns  tTHL = (0.55 ns/pF) C <sub>L</sub> + 37.5 ns	tTHL	5.0 10 15	- - -	125 75 65	250 150 130	ns
Data Propagation Delay Time $tp_{LH}=(0.40 \text{ ns/pF}) \text{ C}_L+620 \text{ ns} \\ tp_{LH}=(0.25 \text{ ns/pF}) \text{ C}_L+237.5 \text{ ns} \\ tp_{LH}=(0.20 \text{ ns/pF}) \text{ C}_L+165 \text{ ns}$	<sup>t</sup> PLH	5.0 10 15	-	640 250 175	1280 500 350	ns
$t_{PHL}$ = (1.3 ns/pF) C <sub>L</sub> + 655 ns $t_{PHL}$ = (0.60 ns/pF) C <sub>L</sub> + 260 ns $t_{PHL}$ = (0.35 ns/pF) C <sub>L</sub> + 182.5 ns	<sup>l</sup> PHL	5.0 10 15	-	720 290 200	1440 580 400	
Blank Propagation Delay Time  tpLH = (0.30 ns/pF) CL + 185.5 ns  tpLH = (0.25 ns/pF) CL + 187.5 ns  tpLH = (0.15 ns/pF) CL + 142.5 ns	tРLН	5.0 10 15	 - 	600 200 150	750 300 220	ns
$t_{PHL} = (0.85 \text{ ns/pF}) \text{ C}_{L} + 442.5 \text{ ns}$ $t_{PHL} = (0.45 \text{ ns/pF}) \text{ C}_{L} + 177.5 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) \text{ C}_{L} + 142.5 \text{ ns}$	<sup>t</sup> PHL	5.0 10 15	- - -	485 200 160	970 400 320	
Lamp Test Propagation Delay Time  tp_H = (0.45 ns/pF) C_t + 290.5 ns  tp_H = (0.25 ns/pF) C_t + 112.5 ns  tp_H = (0.20 ns/pF) C_t + 80 ns	tPLH	5.0 10 15		313 125 90	625 250 180	ns
tp <sub>HL</sub> = (1.3 ns/pF) C <sub>L</sub> + 248 ns tp <sub>HL</sub> = (0.45 ns/pF) C <sub>L</sub> + 102.5 ns tp <sub>HL</sub> = (0.35 ns/pF) C <sub>L</sub> + 72.5 ns	ФHL	5.0 10 15	- - -	313 125 90	625 250 180	
Setup Time	t <sub>su</sub>	5.0 10 15	100 40 30	- -	= \(\lambda_1\)	ns
Hold Time	th	5.0 10 15	60 40 30	- - -	- -	ns
Latch Enable Pulse Width	tWL	5.0 10 15	520 220 130	260 110 65	-	ns

<sup>\*</sup>The formulas given are for the typical characteristics only.

Noise Margin for both "1" and "0" level =


<sup>1.0</sup> Vdc min @ V<sub>DD</sub> = 5.0 Vdc

 $<sup>2.0 \</sup>text{ Vdc min } @ \text{ V}_{DD} = 10 \text{ Vdc}$  $2.5 \text{ Vdc min } @ \text{ V}_{DD} = 15 \text{ Vdc}$ 


<sup>†</sup>To calculate total supply current at loads other than 50 pF:  $I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} \text{ (C}_L -50) \text{ V}_{DD}f$ where: IT is in  $\mu A$  (per package), CL in pF,  $V_{DD}$  in Vdc, and f in kHz is input frequency.

<sup>\*\*</sup>The formulas given are for the typical characteristics only at 25°C.


# FIGURE 1 – DYNAMIC POWER DISSIPATION SIGNAL WAVEFORMS




## FIGURE 2 - DYNAMIC SIGNAL WAVEFORMS



## CONNECTIONS TO VARIOUS DISPLAY READOUTS



## LOGIC DIAGRAM





# MC14513B

## **BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER**

The MC14513B BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, and 8421 BCD-to-seven segment decoder, and has output drive capability. Lamp test ( $\overline{\text{LT}}$ ), blanking ( $\overline{\text{BI}}$ ), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. The Ripple Blanking Input (RBI) and Ripple Blanking Output (RBO) can be used to suppress either leading or trailing zeroes. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Quiescent Current = 5.0 nA/package typical @ 5 V
- Low Logic Circuit Power Dissipation
- High-current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Binary Input
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Capability
- Adds Ripple Blanking In, Ripple Blanking Out to MC14511B
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-Power TTL Loads, One Low-power Schottky TTL Load to Two HTL Loads Over the Rated Temperature Range.

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	٧
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	V
DC Current Drain per Input Pin	ŀ	10	mA
Operating Temperature Range — AL Device CL/CP Device	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Maximum Continuous Output Drive Current (Source) per Output	IOHmax	25	mA
Maximum Continuous Output Power (Source) per Output ‡	POHmax	50	mW

\$POHmax = IOH (VDD - VOH)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occur if  $V_{in}$  and  $V_{out}$  is not constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ .


Due to the sourcing capability of this circuit, damage can occur to the device if  $V_{DD}$  is applied, and the outputs are shorted to  $V_{SS}$  and are at a logical 1 (see Maximum Ratings).


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

## **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER WITH RIPPLE BLANKING





						т	RU	ГН ТАВ	LE							
		11	IPUTS			_			:			O	JTF	TU	s	
RBI	LE	BI	ĹΤ	D	С	В	Α	RBO	а	b	c	d	6	f	9	DISPLAY
×	х	×	0	×	×	×	×	#	1	1	1	-1	1	1	1	. 8
х	×	0	1	×	×	×	х	#	0	0	0	0	0	0	0	Blank
1	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	Blank
0	0_	1	1	0	0	0	0	0	1	1	1	1	1	1	0	0
х	0	1	1	0	0	0	1	0	0	1	1	0	0	0	0	1
×	0	1	1	0	0	1	0	0	1	1	0	1	1	0	1	2
×	0	1	1	0	0	1	1	0	1	1	1	1	0	0	1	3
×	0	1	1	0	1	0	0	0	0	1	1	0	0	1	1	4
×	0	1	1	0	1	0	1	0	1	0	1	1	0	1	1	5
×	0	1	1	0	1	1	0	0	1	0	1	1	1	1	1	6
l x	0	1	1	- 0	1	1	1	0	- 1	1	1	0	0	0	0	7
×	0	1	1	1	0	0	0	0	1	1	1	1	1	1	1	8
×	0	1	1	١,	0	0	1	0	1	1	1	1	0	1	1	9
×	0	1	1	1	0	1	0	0	0	0	0	0	0	0	0	Blank
×	0	1	1	1	0	1	1	0	0	0	0	0	0	0	0	Blank
×	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	Blank
l x	0	1	1	1	1	0	1.	0	0	0	0	0	0	0	0	Blank
l x	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	Blank
×	0	1	1	1	1	1	1	0	. 0	0	0	0	0	0	0	Blank
х	1	1	1	×	х	х	×	=				•				

- V Da-12 C--
- RBO = RBI (DCBA), indicated by other rows of table.
- Depends upon the BCD code previously applied when LE = 0.

<b>ELECTRICAL CHARACTERISTICS</b>	(Voltages Referenced to VSS)

		V <sub>DD</sub>	T <sub>lo</sub>	w*		25°C		Thi	gh*	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage — Segment Outputs	VOL					144		\$4, 40, 50		, V
"0" Level		5.0	:	0.05		0	0.05	-	0.05	
$V_{in} = V_{DD}$ or 0	1000	10		0.05	/ <del>-</del>	0	0.05	· · ·	0.05	
	1	15		0.05	-	0	0.05	-	0.05	
"1" Level	Voн	5.0	4.1	1 5 <del>-</del> 1	4.1	5.0	_	4.1	)— · ·	V
$V_{in} = 0 \text{ or } V_{DD}$		10 15	9.1 14.1		9.1 14.1	10 15		9.1 14.1		
Output Voltage – RBO Output	1/	15	14.1		14.1	15		14.1	74. Th	
"0" Level	VOL	5.0	<u> </u>	0.05		0	0.05		0.05	V
V <sub>in</sub> = V <sub>DD</sub> or 0		10		0.05	_	0	0.05	39-	0.05	
VIN - VDD OI O		15.		0.05		0	0.05	_	0.05	
"1" Level	Vou	5.0	4.95	-	4.95	5.0	-	4.95		i.V
V <sub>in</sub> = 0 or V <sub>DD</sub>	Voн	10	9.95	_	9.95	10	_	9.95	-	·
VIN OCI VDD	:	15	14.95		14.95	15	_	14.95		100
Input Voltage <sup>#</sup> "0" Level	V	- 10	11.00					14.55		V
(V <sub>O</sub> = 3.8 or 0.5 V)	VIL	5.0		1.5		2.25	1,5		1.5	1 V
(V <sub>O</sub> = 8.8 or 1.0 V)		10		3.0	_	4.50	3.0		3.0	
(V <sub>O</sub> = 13.8 or 1.5 V)		15		4.0	_	6.75	4.0	1.45	4.0	200
(V <sub>O</sub> = 0.5 or 3.8 V) "1" Level	VIH	5.0	3.5		3.5	2.75	_	3.5	-,	V
(V <sub>O</sub> = 0.5 of 3.8 V) 1 Level (V <sub>O</sub> = 1.0 or 8.8 V)	VIH.	10	7.0	_	7.0	5.50		7.0		, v
(V <sub>O</sub> = 1.5 or 13.8 V)		15	11.0	_	11.0	8.25	_	11.0		
Output Drive Voltage — Segments	VOH		11.0	ļ	11.0	0.23		11.0		V
(AL Device)	VOH						100	100		e i i
(I <sub>OH</sub> = 0 mA) Source:		5.0	4.10	_	4.10	4.57		4.1		
(I <sub>OH</sub> = 5.0 mA)		0.0	-		_	4.24			V = 1	1.0
(I <sub>OH</sub> = 10 mA)			3.90	_	3.90	4.12	_	3.5	` .	47.1
(I <sub>OH</sub> = 15 mA)	4.					3.94	_	-		100
(I <sub>OH</sub> = 20 mA)			3.40		3.40	3.75		3.0		
(I <sub>OH</sub> = 25 mA)			_	. <del></del> .	-	3.54				100
(I <sub>OH</sub> = 0 mA)		10	9.10	_	9.10	9.58	_	9.1	_	V
(I <sub>OH</sub> = 5.0 mA)	1		_		_	9.26				
(I <sub>OH</sub> = 10 mA)			9.00	_	9.00	9.17		8.6	L	
(I <sub>OH</sub> = 15 mA)			-	_		9.04	-		· -: ·	
(I <sub>OH</sub> = 20 mA)			8.60	-	8.60	8.90		8.2	S- 5- 1	11.00
(I <sub>OH</sub> = 25 mA)			-	- :		8.75		- ,, :	5.5	
$(I_{OH} = 0 \text{ mA})$		15	14.1	-	14.1	14.59	-	- 14.1		V
(I <sub>OH</sub> = 5.0 mA)	1000	1.5	-		-	14.27	-			
(I <sub>OH</sub> = 10 mA)	1 1		14.0	-	14.0	14.18	-	13.6	- 77 - 7	ylid i
(IOH=15 mA)	37			-	-	14.07	_	-		
(I <sub>OH</sub> = 20 mA)			13.6	l – .	13.6	13.95	_	13.2	1 5	2.0
(I <sub>OH</sub> = 25 mA)						13.80		-	<u> </u>	
Output Drive Voltage — Segments	VOH	100	1.30			1				V
(CL/CP Device) (IOH = 0 mA) Source:		5.0	4.10		4.10	4.57		4.1		N 40 4
(I <sub>OH</sub> = 0 mA) Source: (I <sub>OH</sub> = 5.0 mA)	l Maria	3.0	4.10	_	4.10	4.24			6.5	
(I <sub>OH</sub> = 10 mA)		100	3.60	-	3.60	4.12		3.3		
(I <sub>OH</sub> = 15 mA)			3.00		3.00	3.94				1 11 11
(I <sub>OH</sub> = 20 mA)			2.80		2.80	3.75	P = 1	2.5	N W	
(I <sub>OH</sub> = 25 mA)					- I	3.54	-	1 2 3	1.2	
(I <sub>OH</sub> = 0 mA)		10	9.10		9.10	9.58	2 200	9.1		V
(I <sub>OH</sub> = 5.0 mA)			3.10		_	9.26				
(I <sub>OH</sub> = 10 mA)			8.75	1	8.75	9.17		8.45		wer Tri
(I <sub>OH</sub> = 15 mA)	r je stog jed		-		S 344 3	9.04	1.2		<u> </u>	100
(I <sub>OH</sub> = 20 mA)			8.10		8.10	8.90		7.8	111	200
(I <sub>OH</sub> = 25 mA)					13 ±3 %	8.75			L = 173	
(I <sub>OH</sub> = 0 mA)		15	14.1		14.1	14.59		14.1	_	V
(I <sub>OH</sub> = 5.0 mA)			- 1			14.27			12.00	
(I <sub>OH</sub> = 10 mA)			13.75		13.75	14.18	_	13.45		
(1 <sub>OH</sub> = 15 mA)			4	Ė	_	14.07		1 -	_	
(I <sub>OH</sub> = 20 mA)			13.1		13.1	13.95	- 1	12.8	1 - 1	
and the second s										

## **ELECTRICAL CHARACTERISTICS (Continued)**

		V <sub>DD</sub>	Tic	w*		25°C		Thi	gh*	
<u>and the state of </u>	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Drive Current — RBO Output (AL Device)	Іон		12.2				11 A.			mA :
(V <sub>OH</sub> = 2.5 V) Source		5.0	-0.40	-	-0.32	-0.64	-	-0.22		
(V <sub>OH</sub> = 9.5 V)	i	10	-0.21	-	-0.17	-0.34	-	-0.12		
(V <sub>OH</sub> = 13.5 V)		15	-0.81	-	-0.66	-1.3	- "	-0.46		
(V <sub>OL</sub> = 0.4 V) Sink	loL	5.0	0.18		0.15	0.29	_	0.10		m'A
(V <sub>OL</sub> = 0.5 V)	]	10	0.47		0.38	0.75	_	0.26	****	
(V <sub>OL</sub> = 1.5 V)		15	1.8	-	1.5	2.9		1.0		
Output Drive Current — RBO Output (CL/CP Device)	ГОН									mA
(V <sub>OH</sub> = 2.5 V) Source		5.0	-0.25	_	-0.21	-0.64		-0.17	-	
(V <sub>OH</sub> = 9.5 V)		10	-0.13	-	-0.11	-0.34		-0.092	-	l
(V <sub>OH</sub> = 13.5 V)		15	-0.52	-	-0.44	-1.3	-	-0.36		
(VOL = 0.4 V) Sink	IOL	5.0	0.12		0.098	0.29	-	0.080	-	mA
(V <sub>OL</sub> = 0.5 V)		10	0.30	_	0.25	0.75	_	0.21		
(V <sub>OL</sub> = 1.5 V)		15	1.2	_	0.98	2.9	-	0.80	-	
Output Drive Current — Segments (AL Device)	loL									mA
(VOL = 0.4 V) Sink		5.0	0.64	-	0.51	0.88		0.36	-4	
(VOL = 0.5 V)	50.00	10	1.6	_	1.3	2.25		0.9	-	1
(V <sub>OL</sub> = 1.5 V)		15	4.2	-	3.4	8.8	-	2.4		1
Output Drive Current — Segments (CL/CP Device)	lor									mA.
(V <sub>OL</sub> = 0.4 V) Sink		5.0	0.52		0.44	0.88		0.36		-
$(V_{OL} = 0.5 V)$		10	1.3	-	1.1	2.25	-	0.9		
$(V_{OL} = 1.5 V)$		15	3.6	-	3.0	8.8		2.4		
Input Current (AL Device)	lin	15		±0.1	_	±0.00001	±0.1	_	±1.0	μА
Input Current (CL/CP Device)	l <sub>in</sub>	15		±0.3		±0.00001	±0.3	_	±1.0	μА
Input Capacitance	Cin	_	-	T -	-	5.0	7.5	_	-	pF
Quiescent Current (AL Device)	ממו	5.0	_	5.0	_	0.005	5.0		150	μΑ
(Per Package) Vin = 0 or VDD,		10	_	10	_	0.010	10	_	300	
$I_{out} = 0 \mu A$	1 -	15		20	-	0.015	20	-	600	
Quiescent Current (CL/CP Device)	<sup>I</sup> DD	5.0	<u> </u>	20	_	0.005	20		150	μΑ
(Per Package) Vin = 0 or VDD,		10	-	40		0.010	40		300	
I <sub>out</sub> = 0 μA		. 15		80		0.015	80	<u> </u>	600	
Total Supply Current**†	İΤ	5.0			I <sub>T</sub> = (1	.9 μA/kHz) 1	f + IDD			μΑ
(Dynamic plus Quiescent,		10				.8 μA/kHz) 1				
Per Package)		15			IT = (5	.7 μA/kHz) 1	f + I <sub>DD</sub>			
(C <sub>L</sub> = 50 pF on all outputs, all										
buffers switching)										


 $<sup>*</sup>T_{IOW} = -55^{\circ}C$  for AL Device,  $-40^{\circ}C$  for CL/CP Device.

Noise Margin for both "1" and "0" level =

- 1.0 V min @ V<sub>DD</sub> = 5.0 V 2.0 V min @ V<sub>DD</sub> = 10 V
- 2.5 V min @ V<sub>DD</sub> = 15 V

- † To calculate total supply current at loads other than 50 pF:  $I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} \text{ (C}_L 50) \text{ V}_{DD}f$ where: IT is in µA (per package), CL in pF, VDD in V, and f in kHz is input frequency.
- \*\* The formulas given are for the typical characteristics only at 25°C.

FIGURE 1 - DYNAMIC POWER DISSIPATION SIGNAL WAVEFORMS



Thigh = +125°C for AL Device, +25°C for CL/CP Device.

<sup>#</sup> Noise immunity specified for worst-case input combination.


SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Тур	Max	Unit
Output Rise Time – Segment Outputs	tTLH					ns '
	4 14 W	5.0		40	80	
		10	- "	30	60	
		15	-	25	50	
Output Rise Time – RBO Output	τтLН				1	ns
		5.0	-	480	960	
	and the second	10	-	240	480	
		15		190	380	
Output Fall Time—Segment Outputs*	tTHL				**************************************	ns
t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 50 ns		5.0	-	125	250	
t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 37.5 ns	100	10		75	150	
t <sub>THL</sub> = (0.55 ns/pF) C <sub>L</sub> + 37.5 ns	10 N	15		65	130	
Output Fall Time - RBO Outputs	tTHL					ns
$t_{THI} = (3.25 \text{ ns/pF}) C_1 + 107.5 \text{ ns}$		5.0		270	540	
t <sub>THL</sub> = (1.35 ns/pF) C <sub>L</sub> + 67.5 ns		10		135	270	
t <sub>THL</sub> = (0.95 ns/pF) C <sub>L</sub> + 62.5 ns		15		110	220	
Propagation Delay Time-A, B, C, D Inputs*	tPLH					ns
$t_{PLH} = (0.40 \text{ ns/pF}) C_1 + 620 \text{ ns}$	1 2.11	5.0	_	640	1280	
$t_{PLH} = (0.25 \text{ ns/pF}) C_1 + 237.5 \text{ ns}$		10		250	500	
$t_{PLH} = (0.20 \text{ ns/pF}) C_L + 165 \text{ ns}$		15	_	175	350	
$t_{PLH} = (1.3 \text{ ns/pF}) C_1 + 655 \text{ ns}$	tPHL	5.0	_	720	1440	ns
$t_{PHI} = (0.60 \text{ ns/pF}) C_1 + 260 \text{ ns}$		10	_	290	580	
$t_{PHL} = (0.35 \text{ ns/pF}) C_L + 182.5 \text{ ns}$	100	15	_	200	400	
Propagation Delay Time—RBI and BI Inputs*	tPLH		<b>†</b>			ns
$t_{PLH} = (1.05 \text{ ns/pF}) C_1 + 547.5 \text{ ns}$	11 -	5.0	_	600	750	
tpLH = (0.45 ns/pF) CL + 177.5 ns		10	_	200	300	
tpLH = (0.30 ns/pF) CL + 135 ns		15		150	220	
$t_{PHI} = (0.85 \text{ ns/pF}) C_1 + 442.5 \text{ ns}$	tPHL `	5.0	_	485	970	ns
tpHI = (0.45 ns/pF) C <sub>I</sub> + 177.5 ns	7771	10	`	200	400	
$t_{PHI} = (0.35 \text{ ns/pF}) C_1 + 142.5 \text{ ns}$	*.	15		160	320	
Propagation Delay Time—LT Input*	t <sub>PLH</sub>	-				ns
tp <sub>1 H</sub> = (0.45 ns/pF) C <sub>1</sub> + 290.5 ns	FLH	5.0	_	313	625	
$tp_{LH} = (0.25 \text{ ns/pF}) C_L + 112.5 \text{ ns}$		10	-	125	250	100
tp <sub>1 H</sub> = (0.20 ns/pF) C <sub>1</sub> + 80 ns		15	_	90	180	
tpHI = (1.3 ns/pF) C <sub>1</sub> + 248 ns	tPHL	5.0	<u> </u>	313	625	ns
tpHL = (0.45 ns/pF) C <sub>L</sub> + 102.5 ns	PHL	10		125	250	113
tpHL = (0.35 ns/pF) C <sub>L</sub> + 72.5 ns		15	l _	90	180	
Setup Time	t <sub>su</sub>	5.0	100			ns
Setab Time	, 'su	10	40		_	
		15	30	_		
Hold Time		5.0	60			ns
TIOID TIME	· th	10	40			113
		15	30		1 2	1.0
Land Frankla Dulan Wildela	£		+	260		
Latch Enable Pulse Width	tWL(LE)	5.0 10	520 220			ns
		1	1	110		
· · ·	L	15	130	65		L


<sup>\*</sup>The formulas given are for the typical characteristics only.

## FIGURE 2 - DYNAMIC SIGNAL WAVEFORMS


a. Data Propagation Delay: Inputs RBI, D and LE low, and Inputs A, B,  $\overline{\text{BI}}$  and  $\overline{\text{LT}}$  high.




b. Inputs A, B, D and LE low, and Inputs RBI, BI and LT high.




c. Setup and Hold Times: Input RBI and D low, Inputs A, B, BI and LT high.




d. Pulse Width: Data DCBA strobed into latches.




#### CONNECTIONS TO VARIOUS DISPLAY READOUTS




## LOGIC DIAGRAM



## TYPICAL APPLICATIONS FOR RIPPLE BLANKING



## TYPICAL APPLICATIONS FOR RIPPLE BLANKING (Cont)



# MC14543B

## BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER for LIQUID CRYSTALS

The MC14543B BCD-to-seven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit provides the functions of a 4-bit storage latch and an 8421 BCD-to-seven segment decoder and driver. The device has the capability to invert the logic levels of the output combination. The phase (Ph), blanking (BI), and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display. The outputs of the circuit are connected directly to the segments of the LC readout. For other types of readouts, such as light-emitting diode (LED), incandescent, gas discharge, and fluorescent readouts, connection diagrams are given on this data sheet.

Applications include instrument (e.g., counter, DVM etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Logic Circuit Quiescent Current = 5.0 nA/package Typical @ 5 V
- Latch Storage of Code
- Blanking Input
- Readout Blanking on All Illegal Input Combinations
- Direct LED (Common Anode or Cathode) Driving Capability
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4056A (with Pin 7 Tied to VSS).
- Chip Complexity: 207 FETs or 52 Equivalent Gates

## MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	V
DC Input Current per Pin	l <sub>in</sub>	±10	mA
Operating Temperature Range — AL Device CL/CP Device	TA	-55 to +125 -40 to +85	°C
Storage Temperature Rance	T <sub>stg</sub>	-65 to +150	°C
Maximum Continuous Output Drive Current (Source or Sink) per Output	IOHmax IOLmax	10	mA
Maximum Continuous Output Power* (Source or Sink) per Output	POHmax POLmax	70	mW


<sup>\*</sup>POHmax = IOH (VOH - VDD) and POLmax = IOL (VOL - VSS)

## **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

for LIQUID CRYSTALS



## TRUTH TABLE

					"	••	•							
		INPUT	S				OUTPUTS							
LD	ВІ	Ph*	D	С	В	A	а	ь	С	d	е	f	g	Display
х	1	0	х	×	X	X	0	0	0	0	0	0	0	Blank
1	0	0	0	0	0	0	1	1	-1	1	1	1	0	. 0
1	0	0	0	0	0	. 1	0	1	1.	0	0	0	0	1
1 1	0	0	0	0	. 1	0	1	1	0	1	1	0	1	2 '
1	0	0	0	0	1	1	1	1	1	1	0	0	1	3
1	0	0	0	1	0	0	0	1	1	0	0	1	1	4
1 .	0	0	0	- 1	0	1	1	0	1	1	0	1	1	5
1	0	0	0	1	1	0	1	0	- 1	1	1	1	1	6
1	0	0	0	1:	1.	1	1	1	1	0	0	0	0	7
1 1	0	0	1.	0	0	0	1	1	1	1	1	1	. 1	8
. 1	0	0	1	0	0	1	1	1	1	1	0	1	1	.9
1 1	0	. 0	-1	0	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	0	.1	1	0	0	0	0	0	0	0	Blank
1	0	0	1	1	0	0	0	0	0	0	0	0	0	Blank
. 1	0	0	1.1	1	0	1	0	0	0	0	0	0	0	Blank
- 1	0	0	1	1	1	0	0	0	0	0	0	0	0	Blank
1	0	0	1	1	1	1	0	.0	0	0	0	0	0	Blank
0	0	0	Х	X	X	Х				•••				••
ţ	1	1			ţ		Inverse of Output Combinations Above						Display as above	

- X = Don't care
- t = Above Combinations
- = For liquid crystal readouts, apply a square wave to Ph. For common cathode LED readouts, select Ph = O.
- For common anode LED readouts, select Ph = 1.

  •• = Depends upon the BCD code previously applied when LD = 1

## MC14543B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		$V_{DD}$	Tlo	w*		25°C		Th	0.00	
Characteristic (*)	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	,-	0.05	_	0	0.05	_	0.05	V
V <sub>in</sub> V <sub>DD</sub> or 0		10	ŧ	0.05		0	0.05	- 4 **	0.05	4
n de la la companya de la companya d		15		0.05	i -	0	0.05	77.	0.05	
"1" Level	Voн	5.0	4.95	_	4.95	5.0		4.95	75 L	V
V <sub>in</sub> 0 or V <sub>DD</sub>	0	10	9.95	_	9.95	10	o "≟ =	9.95	7 I I	
		15	14.95		14.95	15	- 1	14.95	10 L 1	
nput Voltage# "0" Level	VIL								1 31 32 3 2	V
(VO = 4.5 or 0.5 V)		5.0	-	1.5	- 1	2.25	1.5		1.5	
(VO = 9.0 or 1.0 V)		10	-	3.0	-	4.50	3.0	8 4 6	3.0	
(V <sub>O</sub> = 13.5 or 1.5 V)		15	_	4.0	-	6.75	4.0	- 5,7	4.0	
"1" Level	VIH							777.5		
(V <sub>O</sub> = 0.5 or 4.5 V)		5.0	3.5	_	3.5	2.75	155	3.5	_	V
(VO = 1.0 or 9.0 V)		10	7.0	_	7.0	5.50	-	7.0		
(V <sub>O</sub> = 1.5 or 13.5 V)		15	11.0		11.0	8.25	-	11.0	_	
Output Drive Current (AL Device)	loH					0.20				m.A
(V <sub>OH</sub> = 2.5 V) Source	.Оп	5.0	-3.0		-2.4	-4.2		-1.7	_	
(V <sub>OH</sub> = 4.6 V)		5.0	-0.64	- :	-0.51	-0.88		-0.36	~-	
(V <sub>OH</sub> = 0.5 V)		10	· -		-	-10.1				
(V <sub>OH</sub> = 9.5 V)	47	10	-1.6	<u>-</u>	-1.3	-2.25	_	-0.9		
(V <sub>OH</sub> = 13.5 V)		15	-4.2		-3.4	-8.8		-2.4	-	-
(V <sub>OL</sub> = 0.4 V) Sink (V <sub>OL</sub> = 0.5 V)	IOF	5.0 10	0.64 1.6		0.51	0.88 2.25	-	0.36 0.9	-	m.A
(V <sub>OL</sub> = 9.5 V)		10	1.0		1.3	10.1	5	0.9		
(V <sub>OL</sub> = 1.5 V)		15	4.2	_	3.4	8.8	-	2.4	-	
										<u> </u>
Output Drive Current (CL/CP Device) (VOH = 2.5 V) Source	ЮН	5.0	-2.5	_	-2.1	-4.2	- L	-1.7	_	m.A
(V <sub>OH</sub> = 4.6 V)		5.0	-0.52	_	-0.44	-0.88	_	-0.36	_	
(VOH = 4.6 V)		10	-0.52		-0.44	-10.1		-0.30	_	
(V <sub>OH</sub> = 9.5 V)		10	-1.3	_	-1.1	-2.25	_	-0.9	_	
(V <sub>OH</sub> = 13.5 V)		15	-3.6	_	-3.0	-8.8	_	-2.4	-	ļ
(V <sub>OL</sub> = 0.4 V) Sink	IOL	5.0	0.52	_	0.44	0.88	_	0.36	_	m/
(VOI = 0.5 V)	·OL	10	1.3	_	1,1	2.25	_	0.9	~	
$(V_{OL} = 9.5 \text{ V})$	100	10			ł –	10.1	_	-	- "	
(V <sub>OL</sub> = 1.5 V)		15	3.6	-	3.0	8.8	-	2.4	- "	
put Current (AL Device)	l <sub>in</sub> .	15	_	± 0.1	_	±0.00001	± 0.1	-	± 1.0	μА
put Current (CL/CP Device)	lin	15		± 0.3	_	±0.00001	± 0.3	-	±1.0	μΑ
put Capacitance	Cin				_	5.0	7.5	-	-	ρF
	""					1				ŀ
uiescent Current (AL Device)	IDD	. 5.0		5.0	_	0.005	5.0		150	μА
(Per Package) Vin=0 or VDD,	יטט	10		10	-	0.010	10	15-	300	1
I <sub>out</sub> = 0 μA		15		20		0.015	20	-	600	
uiescent Current (CL/CP Device)	IDD	5.0	(T =	20		0.005	20		150	μА
(Per Package) V <sub>in</sub> =0 or V <sub>DD</sub> ,	טטי	10	)	40	_	0.010	40	I - I - I	300	
I <sub>out</sub> = 0 μA	100	15	_	80	[ · _	0.015	80		600	- 1
otal Supply Current**†	1⊤	5.0		_ 60	11			<del>L </del>	0.00	μА
(Dynamic plus Quiescent;		10				1.6 μΑ/kHz 3.1 μΑ/kHz				""
Per Package)	1.00					3.1 μΑ/κηΖ <b>1.7</b> μΑ/kHz				
(C) =50 pF on all outputs, all		15			1T=(2	+./ μΑ/ΚΗΖ	טטי דיי			
(C) = 30 DE ON AU DUIDUIS AU	2.5									ı

<sup>\*</sup>T<sub>Iow</sub> -55°C for AL Device, -40°C for CL/CP Device.
T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.
\*Noise immunity specified for worst-case input combination.
Noise Margin for both "1" and "0" level = 1.0 V min @ V<sub>DD</sub> = 5.0 V

<sup>2.0</sup> V min @ V<sub>DD</sub> = 10 V 2.5 V min @ V<sub>DD</sub> = 15 V

<sup>2.5</sup> v min @ VpD = 15 V 1To calculate total supply current at loads other than 50 pF:  $I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) \text{ VpD} f$  where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF, VpD in V, and f in kHz is input frequency. \*The formulas given are for the typical characteristics only at 25°C.

## SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time	tTLH	100				ns
$t_{TLH} = (3.0 \text{ ns/pF}) C_{L} + 30 \text{ ns}$		5.0	- 1	100	200	
tTLH = (1.5 ns/pF) CL + 15 ns		10	-	50	100	
$t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$		15	-	40	80	
Output Fall Time	tTHL					ns
tTHL = (1.5 ns/pF) CL + 25 ns	11 DOMEST	5.0	-	100	200	
$t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	4	10	_	50	100	
$t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		15		40	80	
Turn-Off Delay Time	tPLH					ns
tpLH = (1.7 ns/pF) CL + 520 ns		5.0		605	1210	
tpLH = (0.66 ns/pF) CL + 217 ns		10	-	250	500	4.
tpLH = (0.5 ns/pF) CL + 160 ns		15	-	185	370	
Turn-On Delay Time	tPHL					ns
tpHL = (1.7 ns/pF) CL + 420 ns	1	5.0	_	505	1650	
tpHL = (0.66 ns/pF) CL + 172 ns	1	10	_	205	660	
tpHL = (0.5 ns/pF) CL + 130 ns		15	-	155	495	
Setup Time	t <sub>su</sub>	5.0	350		-	ns
		10	450			
		15	500		-	
Hold Time	th	5.0	40	i - i - i	_	ns
		10	30	-		
<u> 그림 회사가 실취,</u> 확장이 하느라 된 때 가는 사람이		15	20		- 1	4.5
Latch Disable Pulse Width (Strobing Data)	twH	5.0	250	125		ns
		10	100	50		
		15	80	40	lu 1 -	1.0

<sup>\*</sup>The formulas given are for the typical characteristics only.

#### LOGIC DIAGRAM




FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS




FIGURE 2 – TYPICAL OUTPUT SINK CHARACTERISTICS




FIGURE 3 – DYNAMIC POWER DISIPATION SIGNAL WAVEFORMS







FIGURE 4 - DYNAMIC SIGNAL WAVEFORMS



#### CONNECTIONS TO VARIOUS DISPLAY READOUTS







### MC14544B

#### BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER FOR LIQUID CRYSTALS

The MC14544B BCD-to-seven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit provides the functions of a 4-bit storage latch and an 8421 BCD-to-seven segment decoder and driver. The device has the capability to invert the logic levels of the output combination. The phase (Ph), blanking (BI), and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display. The outputs of the circuit are connected directly to the segments of the LC readout. The Ripple Blanking Input (RBI) and the Ripple Blanking Output (RBO) can be used to suppress either leading or trailing zeroes.

For other types of readouts, such as light-emitting diode (LED), incandescent, gas discharge, and fluorescent readouts, connection diagrams are given on this data sheet.


Applications include instrument (e.g., counter, DVM etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.


- Logic Circuit Quiescent Current = 5.0 nA/package typical @ 5 V
- Latch Storage of Code
- Blanking Input
- Readout Blanking on All Illegal Input Combinations
- · Direct LED (Common Anode or Cathode) Driving Capability
- Supply Voltage Range = 3.0 V to 18 V
- Capability for Suppression of Non-significant zero
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

#### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER WITH RIPPLE BLANKING





#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	0.5 to +18	Vdc
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Input Current per Pin	lin	±10	mAdc
Operating Temperature Range — AL Device CL/CP Device	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°С
Maximum Continuous Output Drive Current (Source or Sink) per Output	IOHmax IOLmax	10	mAdc
Maximum Continuous Output Power* (Source or Sink) per Output	POHmax POLmax	70	mW

<sup>\*</sup>POHmax = IOH (VOH - VDD) and POLmax = IOL (VOL - VSS)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

#### MC14544B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		V <sub>DD</sub>	Ti	ow*		25°C		Τh	igh*	`
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	_	0.05	_	0	0.05	-	0.05	V
V <sub>in</sub> = V <sub>DD</sub> or 0		10	-	0.05		0	0.05		0.05	ļ.
		15	-	0.05	-	0	0.05	-	0.05	l
"1" Level	Voн	5.0	4.95	-	4.95	5.0	_	4.95		V
V <sub>in</sub> = 0 or V <sub>DD</sub>	J	10	9.95		9.95	10	-	9.95	_	
and the second second		15	14.95	-	14.95	15		14.95	14.7	
Input Voltage# "0" Level	VIL									V
(V <sub>O</sub> = 4.5 or 0.5 V)		5.0	_	1.5	-	2.25	1.5	_	1.5	
(V <sub>O</sub> = 9.0 or 1.0 V)		10	-	3.0	-	4.50	3.0	_	3.0	
(V <sub>O</sub> = 13.5 or 1.5 V)		15		4.0	-	6.75	4.0		4.0	
"1" Level	VIH									
(V <sub>O</sub> = 0.5 or 4.5 V)		5.0	3.5		3.5	2.75	_ `	3.5	-	l v
$(V_O = 1.0 \text{ or } 9.0 \text{ V})$		10	7.0	1.1	7.0	5.50		7.0	· -	· ·
(V <sub>O</sub> = 1.5 or 13.5 V)		15	11.0	+ 32	11.0	8.25		11.0	_	
Output Drive Current (AL Device)	Іон		1.35.4				1.5			mA
(V <sub>OH</sub> = 2.5 V) Source	"	5.0	-3.0		-2.4	-4.2		-1.7	-	
(V <sub>OH</sub> = 4.6 V)		5.0	-0.64	11.	-0.51	-0.88	-	-0.36	-	1
(V <sub>OH</sub> = 0.5 V)		10	-			-10.1	-		-	·
(V <sub>OH</sub> = 9.5 V) (V <sub>OH</sub> = 13.5 V)		10 15	-1.6 -4.2	· · -	-1.3	-2.25	·	-0.9	- : -	
(V <sub>OL</sub> = 0.4 V) Sink	lo.	5.0	0.64		-3.4 0.51	-8.8 0.88		-2.4 0.36		
(V <sub>OL</sub> = 0.5 V)	lor	10	1.6	_	1.3	2.25		0.36		mA
(VOL = 9.5 V)		10			-	10.1		0.5	_	
(V <sub>OL</sub> = 1.5 V)		15	4.2		3.4	8.8		2.4	_	İ
Output Drive Current (CL/CP Device)	ЮН					<del> </del>	-	<u> </u>		mA
(VOH = 2.5 V) Source	-011	5.0	-2.5		-2.1	-4.2		-1.7		
(V <sub>OH</sub> = 4.6 V)		5.0	-0.52	_	-0.44	-0.88		-0.36	-	
(V <sub>OH</sub> = 0.5 V)		10	- 15 <u>- 2</u> -15	-	-	-10.1		-	_	
$(V_{OH} = 9.5 V)$		10	-1.3		-1.1	-2.25	: -	-0.9		
(V <sub>OH</sub> = 13.5 V)		15	-3.6	_	-3.0	-8.8	_	-2.4		
$(V_{OL} = 0.4 \text{ V})$ Sink	IOL	5.0	0.52	-	0.44	0.88		0.36	_	mA
$(V_{OL} = 0.5 V)$		10	1.3		1.1	2.25	-	0.9		
(V <sub>OL</sub> = 9.5 V)		10	-	-	-	10.1	:	1-		
(V <sub>OL</sub> = 1.5 V)		15	3.6	_	3.0	8.8		2.4		
Input Current (AL Device)	lin	15	-	± 0.1	-	±0.00001	± 0.1		± 1.0	μА
Input Current (CL/CP Device)	lin	15	-	± 0.3	-	±0.00001	± 0.3	-	± 1.0	μA
nput Capacitance	C <sub>in</sub>	_	**:	-	-	5.0	7.5	- 7		pF
Quiescent Current (AL Device)	I <sub>DD</sub>	5.0	_	5.0	7 1	0.005	5.0		150	μА
(Per Package) Vin=0 or VDD,	ן טטי	10		10	_	0.010	10		300	
I <sub>out</sub> = 0 μA	1	15		20		0.015	20		600	
Quiescent Current (CL/CP Device)	IDD	5.0	_	20		0.005	20		150	μА
(Per Package) V <sub>in</sub> =0 or V <sub>DD</sub> ,	.00	10	_	40		0.010	40		300	μΑ.
$I_{\text{out}} = 0 \mu\text{A}$		15	_	80		0.015	80		600	
Total Supply Current**1	IT	5.0		00	14				000	
(Dynamic plus Quiescent,	11	10			T = (1	I.6 μΑ/kHz 3.1 μΑ/kHz	/ T + IDD			μА
Per Package)		15				3.1 μΑ/κη <i>2</i> 1.7 μΑ/kHz				
(C <sub>1</sub> = 50 pF on all outputs, all		13			1 - (4	*., μΑ/ΚΠΖ	עטיייי,			
buffers switching)	. 1									
Darrers switching/										

 $<sup>{}^{*}</sup>T_{IOW} = -55^{O}C$  for AL Device,  $-40^{O}C$  for CL/CP Device.



Thigh = +125°C for AL Device, +85°C for CL/CP Device. #Noise immunity specified for worst-case input combination.


Noise Margin for both "1" and "0" level = 1.0 V min @ V<sub>DD</sub> = 5.0 V


<sup>1.0</sup> V min @ VDD = 5.0 V 2.0 V min @ VDD = 10 V 2.0 V min @ VDD = 10 V 2.5 V min @ VDD = 10 V 2.5 V min @ VDD = 15 V To calculate total supply current at loads other than 50 pF:  $I_{T}(C_{L}) = I_{T}(50$  pF)  $+ 3.5 \times 10^{-3}$  (C $_{L}$  -50) VDDf where:  $I_{T}$  is in  $\mu$ A (per package),  $C_{L}$  in pF, VDD in Vdc, and f in kHz is input frequency. \*The formulas given are for the typical characteristics only at  $25^{\circ}$ C.

SWITCHING CHARACTERISTICS\* ( $C_1 = 50 \text{ pF}$ ,  $T_{\Delta} = 25^{\circ}\text{C}$ )

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise Time	tTLH		1.00 1.00		1 1 1 1 1 1	ns
t <sub>TLH</sub> = (3.0 ns/pF) C <sub>L</sub> + 30 ns		5.0		100	200	
tTLH = (1.5 ns/pF) CL + 15 ns	and the second	10	-	50	100	
tTLH = (1.1 ns/pF) CL + 10 ns		15	- 1	40	80	
Output Fall Time	tTHL					ns
t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns		5.0	-	100	200	
t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns		10	-	50	100	
$t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$		15	St. 1 - 1 1 1 1	40	80	
Turn-Off Delay Time	tPLH		1			ns
tpLH = (1.7 ns/pF) CL + 520 ns		5.0	- 2.7	605	1210	
tpLH = (0.66 ns/pF) CL + 217 ns		10		250	500	
tPLH = (0.5 ns/pF) CL + 160 ns		15		185	370	
Turn-On Delay Time	tPHL		11. 12. 11. 11			ns
tpHL = (1.7 ns/pF) CL + 420 ns		5.0	- ""	505	1650	
tpHL = (0.66 ns/pF) CL + 172 ns		10		205	660	
tpHL = (0.5 ns/pF) CL + 130 ns		15	_	155	495	
Setup Time	t <sub>su</sub>	5.0	0	-40	_	ns
		10	0	-15		
		15	0	-10	_	
Hold Time	th	5.0	80	40	_	ns
		10	30	15		
		15	20	10		
Latch Disable Pulse Width (Strobing Data)	twH	5.0	250	125	_	ns
		10	100	50	- 1	
		15	80	40		

<sup>\*</sup>The formulas given are for the typical characteristics only.





#### TRUTH TABLE

		11	PUTS						-			OI	JTF	UT	S -	
RBI	LD	BI	Ph*	D	C	В	A	RBO	a	b	с	d	e	f	9	DISPLAY
×	×	1	0	×	Х	X	X		0	0	0	0	0	0	0	Blank
1	1	0	0	0	0	Ò	. 0	1	. 0	0	0	0	0	0	0	Blänk
0	1	0	0	0	0	0	0	. 0	-1	1	1	1	1	1	0	0
×	1	0	0	0	0	0	1	.0	0	1	1	0	0	0	0	1 :
×	1	0	0	0	0	1	0	0	1	1	0	1	1	0	1	2
×	1	0	0	0	0	1,	1	0	1	1	1	1	0	0	1	3
×	1 .	0	0	0	1	0	0.	0	0	1	1	0	0	1	1	4
×	1	0	0	0	1	0	.1	0	1	0	1	1:	0	1	-1	5
×	1	0	0	0	1	1	0	0	1	0	1	1	1	1	1	6
×	1	0	0	. 0	1	1	1	0	1	1	1	0	0	0	0	7
×	1	0	.0	1,	0	0	0	0	1	1	1	-1	1	1,	1	8
×	1	0	0	1	0	0	1	0	1	1	1	1	0	1	1	9 9
X	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	Blank
×	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0	Blank
. x	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	Blank
. x	1	0	0	1	1	0	1	-0	0	0	0	0	0	0	0	Blank
×	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0	Blank
×	1	0	0	1	1	1	1	0	0	0	0	0	0	0	0	Blank
х	0	0	0	×	х	х	Х	#		_	_	• •				•••
+	t	†	1		1	-		t				0 10				Display
										Con	pine	tion	s At	ove		as above

- Don't Care
- **Above Combinations**
- For liquid crystal readouts, apply a square wave to Ph. For common cathode LED readouts, select Ph = 0. For common anode LED readouts, select Ph = 1.
- Depends upon the BCD Code previously applied when LD = 1.
  - RBO=RBI (ABCD)

FIGURE 1 – TYPICAL OUTPUT SOURCE CHARACTERISTICS




FIGURE 2 — TYPICAL OUTPUT SINK
CHARACTERISTICS

24

VDD = 15 Vdc

VDD = 10 Vdc

VSS = 0 Vdc

(VDL - VSS), SINK DEVICE VOLTAGE (Vdc)

FIGURE 3 – DYNAMIC POWER DISIPATION SIGNAL WAVEFORMS


Inputs BI and Ph low, and Inputs D and LD high.
f in respect to a system clock.

All outputs connected to respective CL loads.

A, B, and C 20 ns VDD 50% VSS 50% Duty Cycle


Any Output VOL


FIGURE 4 - DYNAMIC SIGNAL WAVEFORMS



#### MC14544B

#### TYPICAL APPLICATIONS FOR RIPPLE BLANKING









#### HIGH CURRENT BCD-TO-SEVEN SEGMENT DECODER/DRIVER

The MC14547 BCD-to-seven segment decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of an 8421 BCD-to-seven segment decoder with high output drive capability. Blanking (BI), can be used to turn off or pulse modulate the brightness of the display. The MC14547 can drive seven-segment light-emitting diodes (LED), incandescent, fluorescent or gas discharge readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- High Current Sourcing Outputs (Up to 65 mA)
- Low Logic Circuit Power Dissipation
- Supply Voltage Range = +3:0 V to +18 V
- Blanking Input
- Readout Blanking on All Illegal Combinations
- Lamp Intensity Modulation Capability
- Multiplexing Capability
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads over the Rated Temperature Range
- Use MC14511B for Applications Requiring Data Latches

#### MAXIMUM RATINGS \* (Voltage referenced to VSS, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	٧
Input Voltage, All Inputs	Vin	$-0.5$ to $V_{DD} + 0.5$	V
Operating Temperature Range MC14547BAL MC14547BCL/CP	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°С
Maximum Continuous Output Drive Current (Source) per Output	IOHmax	65	mA
Maximum Continuous Power Dissipation	POHmax	1200*	mW

★ Maximum Ratings are those values beyond which damage to the device may occur.

\*See power derating curve (Figure 1).

This device contains circuitry to protect the Inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occur if  $V_{in}$  and  $V_{out}$  is not constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}$ .

Due to the sourcing capability of this circuit, damage can occur to the device if  $V_{DD}$  is applied, and the outputs are shorted to  $V_{SS}$  and are at a logical 1 (See Maximum Retrieve)


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).


## MC14547B

#### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

HIGH CURRENT BCD-TO-SEVEN SEGMENT DECODER/DRIVER





#### TRUTH TABLE

	INF	דטי	s						ου	TPI	JTS	
Βī	D	С	В	Α	а	b	С	d	e	f	g	DISPLAY
0	х	×	×	х	0	0	0	0	0	0	0	Blank
1	0	0	0	0	1	1	1	1	1	1	0	0
1	0	0	0	1	0	1	1	0	0	0	0	1
1	0	0	1	0	1	. 1	0	1	1	0	1	2
1	0	0	1	1	1	1	1	1	0	0	1	3
1	0	1	0	0	0	1	1	0	0	11	1	4
1	0	1	0	1	1	0	1	1	0	1	1	- 5
1	0	1	1	0	0	0	1	ୀ .	1.	.1	1	6
11	0	1	1_	1	1	1	-1	0	0	0	0	7
1	1	0	0	0	1	1	.1	1	1	1	1	8
1	1	0	0	1	1	1	1 .	0	0	1	1	9
1	1	0	1	0	0	0	0	0	0	0	0	Blank
1	1	0	1	1	0	0	0	0	0	0	0	Blank
1	1	1	0	0	0	0	0	0	0	0	0	Blank
1	1	1	0	.1	0	0	0	0	0	0	0	Blank
1	1	1	1	0	0	0	0	0	0	0	0	Blank
1	1	1	1	1	0	0	0	0	0	0	0	Blank

X = Don't care

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

Output Voltage	Characteristic	Symbol	V <sub>DD</sub>	Tlo	w*		25°C	· · · · · · ·	Th	igh*	Unit
Vin = VDD or 0		J 7,11,20.	Vdc	Min	Max	Min	Тур	Max	Min	Max	1
15	Output Voltage "0" Lev	el V <sub>OL</sub>	5.0		0.05	_	0	0.05		0.05	V
V <sub>II</sub> = 0 or V <sub>DD</sub>	$V_{in} = V_{DD}$ or 0	1,555		-							2.00
Vin = 0 or VDD			- 15	i i — i	0.05		0 0	0.05	-,	0.05	
15	of many many variable general green "1" Lev	el VOH	5.0	4.1		4.4	4.6	. –	4.3	. –	V
Input Voltage	$V_{in} = 0 \text{ or } V_{DD}$				-						
VQ = 3.8 or 0.5 V   VQ = 13.8 or 1.5 V   10			: 15	14.1		14.4	14.6		14.4		
(VO = 8.8 or 1.0 V)   (VO = 0.5 or 3.8 V)   ("1" Level   VIH   5.0   3.5   -   3.0   -   4.50   3.0   -   3.0	Input Voltage # "0" Lev	el V <sub>IL</sub> .			ļ · ·			1			V
(VO = 13.8 or 1.5 V)						-			-		
(VO = 1.5 or 3.8 V)		1		-		1			1		
(VO = 1.0 or 8.8 V)   (VO = 1.0 or 8.8 V)   (VO = 1.0 or 13.8 V)			15	-	4.0		6.75	4.0		4.0	
VOH   15	(V <sub>O</sub> = 0.5 or 3.8 V) "1" Lev	el VIH	5.0	3.5	-	3.5	2.75	_	3.5	_	V
Output Drive Voltage (AL Device)         VOH         5.0         4.0         -         4.2         4.3         -         4.3         -         VOH           I(OH = 5.0 mA)         Source         10H = 10 mA)         3.8         -         4.0         -         4.2         4.3         -         4.3         -         -         4.3         -         -         4.0         -         4.3         -         -         4.3         -         -         4.3         -         -         4.3         -         -         4.3         -         -         4.3         -         -         4.0         -         -         4.0         -         -         4.0         -         -         -         4.0         -         -         -         -         4.0         -			10	7.0		7.0	5.50		7.0	- 1	i .
	$(V_0 = 1.5 \text{ or } 13.8 \text{ V})$		15	11.0	-	11.0	8.25	-	11.0	-	
(I)	Output Drive Voltage (AL Device)	Voн	5.0								V
		e		4.0	-	4.2	4.3		4.3	- "	
(I)				1	_			-	-	- 1	
IOH = 66 mA)				3.8	-	3.9		-	4.0	<u> </u>	100
10		i			1 -				-	-	
IOH = 10 mA		1			-	3.2					
(10H = 20 mA)   (10H = 40 mA)   (10H = 65 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 20 mA)   (10H = 20 mA)   (10H = 20 mA)   (10H = 20 mA)   (10H = 20 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 65 mA)   (10H = 5.0 mA)   (10H = 65 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 5.0 mA)   (10H = 10 mA)   (10H = 65 mA)   (10H = 65 mA)   (10H = 60 mA)   (10H			10	9.1	-	9.2		. +	9.3	, -	
		1	İ	-	-			_	- "		
				8.8				-	9.2	-	
(IOH = 5.0 mA)		1		_	-			_	_		l .
(IOH = 10 mA)	(IOH = 65  mA)	İ		8.4	;	8.5	8.8		8.1	-	
13.8	$^{(IOH = 5.0 \text{ mA})}$		15	14.0	-	14.2	14.3	-	14.4	_	1 to 1
Company   Comp			-	-		14.1			- <del>-</del>	- '	
13.5		1		13.8	-	14.0	14.2	- 1	14.2	-	
Output Drive Voltage (CL/CP Device)         VOH         5.0         3.9         -         4.1         4.3         -         4.2         -         V           (IOH = 5.0 mA)         3.9         -         4.1         4.3         -				-					. —	- "	
10H = 5.0 mA    Source     3.9				13.5	-	13.5	13.7		13.3	_	
Correct Corr			5.0								. V
10		e		3.9	-			- 1	4.2		
Comparison of the following content of the f				<u> </u>	n-n			- 1			
10					-			-			
10   8.9   -   9.1   9.3   -   9.2   -					- 1			-			
Company   Comp								-			
Sink   Sink			10					-			
Column					-			l I			
15   13.9   -   14.1   14.3   -   14.2   -					- 1			_	9.0		
15   13.9   -   14.1   14.3   -   14.2   -								_	8.0		
Company   Comp			15					$\vdash$			
13.6			15	13.9					14.2		
Comparison   Com				12.6				_	1/1 0		
13.0   -   13.0   13.7   -   13.0   -				13.0					14.0		
Output Drive Current (AL Device)         IOL         5.0         0.32         —         0.26         0.44         —         0.18         —           (VOL = 0.5 V)         10         0.80         —         0.65         1.13         —         0.45         —           (VOL = 1.5 V)         15         2.10         —         1.7         4.4         —         1.2         —           Output Drive Current (CL/CP Device)         (VOL = 0.4 V)         Sink         IOL         5.0         0.26         —         0.22         0.44         —         0.18         —           (VOL = 0.5 V)         10         0.65         —         0.55         1.13         —         0.45         —				13.0					13.0		
(VOL = 0.4 V)     Sink     5.0     0.32     -     0.26     0.44     -     0.18     -       (VOL = 0.5 V)     10     0.80     -     0.65     1.13     -     0.45     -       (VOL = 1.5 V)     15     2.10     -     1.7     4.4     -     1.2     -       Output Drive Current (CL/CP Device)     IOL     5.0     0.26     -     0.22     0.44     -     0.18     -       (VOL = 0.4 V)     Sink     5.0     0.26     -     0.22     0.44     -     0.18     -       (VOL = 0.5 V)     10     0.65     -     0.55     1.13     -     0.45     -		101		10.0		10.0	10.7	-	10.0		m A
(VOL = 0.5 V)     10     0.80     -     0.65     1.13     -     0.45     -       (VOL = 1.5 V)     15     2.10     -     1.7     4.4     -     1.2     -       Output Drive Current (CL/CP Device)     IOL     Sink     5.0     0.26     -     0.22     0.44     -     0.18     -       (VOL = 0.4 V)     10     0.65     -     0.55     1.13     -     0.45     -			5.0	0 32		0.26	0.44		0.10	_	IIIA
(VOL = 1.5 V)         15         2.10         -         1.7         4.4         -         1.2         -           Output Drive Current (CL/CP Device)         IOL         IOL         5.0         0.26         -         0.22         0.44         -         0.18         -           (VOL = 0.5 V)         Sink         5.0         0.65         -         0.55         1.13         -         0.45         -		``									
Output Drive Current (CL/CP Device)   IOL   5.0   0.26   - 0.22   0.44   - 0.18   - 0.00   0.					1			_			-
(V <sub>OL</sub> = 0.4 V) Sink 5.0 0.26 - 0.22 0.44 - 0.18 - 0.45 - 0.65 - 0.55 1.13 - 0.45 -	The state of the s	lo.						<del></del>	1.2		m A
(VOL = 0.5 V) 10 $0.65 - 0.55 = 1.13 - 0.45 - 0.45$		, OL	5.0	0.26		0.22	0.44		0.19		mA
		`			_						· ·
-1.07	$(V_{OL} = 1.5 \text{ V})$	1	15	1.8	-	1.5	4.4	_	1.2	·	

<sup>\*</sup>  $T_{low} = -55^{\circ}\text{C}$  for AL Device,  $-40^{\circ}\text{C}$  for CL/CP Device  $T_{high} = +125^{\circ}\text{C}$  for AL Device,  $+86^{\circ}\text{C}$  for CL/CP Device #Noise immunity specified for worst-case input combination. Noise Margin for both "1" and "0" level = 1.0 V min @  $V_{DD} = 5.0 \text{ V}$  2.0 V min @  $V_{DD} = 10 \text{ V}$  2.5 V min @  $V_{DD} = 15 \text{ V}$ 

#### MC14547B

#### ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	V <sub>DD</sub>	Tic	w*		25°C		Thi	gh*	Unit
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	
Input Current (AL Device)	lin	15	-	± 0.1	1 -	± 0.00001	±0.1		± 1.0	μΑ
Input Current (CL/CP Device)	lin	15	- :	±0.3	- 1	± 0.00001	±0.3	-	± 1.0	μΑ
Input Capacitance	Cin	7. =	-	-	-	5.0	7.5	:	-	pF
Quiescent Current (AL Device) (Per Package) $V_{in} = 0 \text{ or } V_{DD}, \ I_{out} = 0 \ \mu A$	IDD	5.0 10 15		5.0 10 20	- -	0.005 0.010 0.015	5.0 10 20		150 300 600	μΑ
Quiescent Current (CL/CP Device) (Per Package) V <sub>in</sub> =0 or V <sub>DD</sub> , I <sub>out</sub> =0 μA	<sup>1</sup> DD	5.0 10 15		20 40 80		0.005 0.010 0.015	20 40 80	= 1	150 300 600	μА
Total Supply Current**†								μА		

 $<sup>^{\</sup>bullet}$  T $_{low} = -55\,^{\circ}\text{C}$  for AL Device,  $-40\,^{\circ}\text{C}$  for CL/CP Device Thigh = +125 $^{\circ}\text{C}$  for AL Device, +85 $^{\circ}\text{C}$  for CL/CP Device


#### SWITCHING CHARACTERISTICS (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C)


	Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time		tTLH	5.0	_	40	80	ns
		1 -	10	- 1	40	80	i
			15	-	40	80	<u> </u>
Output Fall Time		THL	5.0	-	125	250	ns
			10		75	150	
			15	<u> </u>	70	140	<u> </u>
Data Propagation Delay Time	The state of the s	tPLH.	5.0	-	750	1500	ns
			10	-	300	600	
			15	-	200	400	1
		tPHL	5.0		750	1500	1
		1 7	10		300	600	1 .
			. 15	-	200	400	ì
Blank Propagation Delay Time		tPLH	5.0	-	750	1500	ns
		1 211	10	_	300	600	1
		1 .	15	-	200	400	
		tPHL	5.0	T -	500	1000	J
		1	10	_	250	500	1
	and the second of the second o		15	_	170	340	1

To calculate total supply current at loads other than 50 pF: IT (C<sub>L</sub>) = IT (50 pF) + 3.5 × 10<sup>-3</sup> (C<sub>L</sub> -50) V<sub>DD</sub>f where: IT is in  $\mu$ A (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in V, and f in kHz is input frequency.

<sup>\*\*</sup> The formulas given are for the typical characteristics only at 25°C.


#### LOGIC DIAGRAM







#### CONNECTIONS TO VARIOUS DISPLAY READOUTS

#### LIGHT EMITTING DIODE (LED) READOUT






#### INCANDESCENT READOUT




#### GAS DISCHARGE READOUT




- VZD should be set at VDD 1.3 V VLED. Wattage of zener diode must be calculated for number of segments and worst-case and dispare.
- A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

## LIGHT-EMITTING DIODE (LED) READOUT USING A ZENER DIODE TO REPLACE DROPPING RESISTORS



#### FLUORESCENT READOUT



(Caution: Absolute maximum working voltage = 18.0 V)

#### MC14558B

#### **BCD-TO-SEVEN SEGMENT DECODER**

The MC14558B decodes 4-bit binary coded decimal data dependent on the state of auxiliary inputs, Enable and RBI, and provides an active-high seven-segment output for a display driver.

An auxiliary input truth table is shown, in addition to the BCD to seven-segment truth table, to indicate the functions available with the two auxiliary inputs.


Leading Zero blanking is easily obtained with an external flip-flop in time division multiplexed systems displaying most significant decade first.

- Quiescent Current = 5.0 nA/package typical @ 5 Vdc
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Segment Blanking for All Illegal Input Combinations
- Lamp Test Function
- Capability for Suppression of Non-Significant Zeros
- Lamp Intensity Function
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

#### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

BCD-TO-SEVEN SEGMENT DECODER



#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	$v_{DD}$	-0.5 to +18	Vdc
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Input Current, per Pin	l <sub>in</sub> .	± 10	mAdc
Operating Temperature Range AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

#### AUXILIARY INPUT TRUTH TABLE


Enable Pin 3	RBI Pin 5	BCD Input Code	RBO Pin 4	Function Performed
0	0	×	0	Lamp Test
0	. 1	×	1	Blank Segments
1	- 1	0	1	Display Zero
1	0	0	0	Blank Segments
1	×	1.9	1	1-9 Displayed

X = Don't Care

RBI = Ripple Blanking Input

RBO = Ripple Blanking Output

#### PIN ASSIGNMENT



DISPLAY

0 1 2 3 4 5 6 7 8 9



ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

and the second section of the section of the section o		V <sub>DD</sub>	Tic	w*		25°C	1.1975.545	Th	igh *	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	-	0.05	-	0	0.05	7 _ 1	0.05	Vdc
$V_{in} = V_{DD}$ or 0	0.	10	_	0.05	-	0	0.05		0.05	
		15		0.05		0	0.05		0.05	100
"1" Level	νон	5.0	4.95	-	4.95	5.0	_	4.95		Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	.00	10	9.95		9.95	10	er 3.	9.95	26 S = 1 1 1	11.0
		15	14.95		14.95	15	1 T G	14.95	= -	gar of Y
Input Voltage# "0" Level	VIL								1	Vdc
(V <sub>O</sub> = 4.5 or 0.5 Vdc)		5.0	_	1.5	_	2.25	1.5		1.5	10. ಎಫ್.
(V <sub>O</sub> = 9.0 or 1.0 Vdc)		10		3.0		4.50	3.0		3.0	
(V <sub>O</sub> = 13.5 or 1.5 Vdc)		15	_	4.0		6.75	4.0		4.0	
"1" Level	VIH.	7				1 1 1 2		1.00		
(V <sub>O</sub> = 0.5 or 4.5 Vdc)	,,,,	5.0	3.5	33.72	3.5	2.75		3.5	1000 <u>-</u> 1000	Vdc
(VO = 1.0 or 9.0 Vdc)		10	7.0		7.0	5.50	I 480	7.0	1.1	
(VO = 1.5 or 13.5 Vdc)	# 5	15	11.0		11.0	8.25		11.0	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	s 44
Output Drive Current (AL Device)	іон			-						mAdc
(V <sub>OH</sub> = 2.5 Vdc) Source	.01	5.0	-3.0	- 1	-2.4	-4.2	p ± + 3	-1.7	·	41.54
(V <sub>OH</sub> = 4.6 Vdc)		5.0	-0.64	_	-0.51	-0.88	_	-0.36		
(VOH = 9.5 Vdc)		10	-1.6	-	-1.3	-2.25	- 1	-0.9	_	
(V <sub>OH</sub> = 13.5 Vdc)		15	-4.2		-3.4	-8.8		-2.4		
(V <sub>OL</sub> = 0.4 Vdc) Sink	lOL	5.0	0.64	oto a transfer	0.51	0.88		0.36	_	mAdc
(VOL = 0.5 Vdc)	,OL	10	1.6	- 1	1.3	2.25		0.9	_	
(V <sub>OL</sub> = 1.5 Vdc)	4 1 1	15	4.2	1 - 1 - 2	3.4	8.8	1 - 1 - 1 - 1	2.4	× 2	
Output Drive Current (CL/CP Device)	ЧОН					- 1				mAdc
(V <sub>OH</sub> = 2.5 Vdc) Source	TOH	5.0	-2.5	-	-2.1	-4.2	-	-1.7	_	
(V <sub>OH</sub> = 4.6 Vdc)	- "	5.0	-0.52	1 2 2	-0.44	-0.88	_	-0.36		
(V <sub>OH</sub> = 9.5 Vdc)		10	-1.3		-1.1	-2.25		-0.9	_	
(V <sub>OH</sub> = 13.5 Vdc)		15	-3.6		-3.0	-8.8	_	-2.4		ĺ
(VOL = 0.4 Vdc) Sink	10.	5.0	0.52		0.44	0.88	- 1	0.36		mAdc
(V <sub>OL</sub> = 0.5 Vdc)	lor	10	1.3		1.1	2.25	_	0.9	_ :	
(VOL = 1.5 Vdc)		15	3.6		3.0	8.8		2.4		
Input Current (AL Device)		. 15	-	±0.1	3.5.	±0.00001	±0.1		±1.0	μAdc
Input Current (CL/CP Device)	lin	15	_	±0.3		±0.00001	±03		±1.0	μAdc
	lin 0	15	<b></b>	10.3	* do 10 - 10	5.0	7.5	-	11.0	pF
Input Capacitance	Cin	_		. 7	- 45	5.0	7.5	Ī -	-	pr
			1 1 100	F 0		0.005	50	<u> </u>	450	Ada
Quiescent Current (AL Device) (Per Package) Vin=0 or VDD	da	5.0	-	5.0	-	0.005	5.0 10		150	μAdc
(Per Package) $V_{in} = 0$ or $V_{DD}$ $I_{out} = 0 \mu A$		10		10 20		0.010	20		300	
		15	<b>.</b>			0.015			600	-
Quiescent Current (CL/CP Device)	IDD	5.0	-	20	-	0.005	20	T = 1	150	μAdc
(Per Package) Vin = 0 or VDD		10		40	1	0.010	40		300	
I <sub>out</sub> = 0 μA		15		80		0.015	80		600	<del>                                     </del>
Total Supply Current ** 1	١Ţ	5.0				.2 µA/kHz)				μAdc
(Dynamic plus Quiescent)		10	l. Land		IT = (2	.4 μA/kHz)	f + IDD	5 - 5 - 5 - 5 5 - 5 - 5 - 5 - 5		
Per Package)		15			IT = (3	.6 µA/kHz)	f + IDD			
(CL = 50 pF on all outputs, all				ed Police	m Tarakan			والرسف أبوطان		Line 1
buffers switching)				10.00	31.5	Marie de la Colonia	<u>- 145,456 (A</u>	Sec. 15.		l

<sup>\*</sup>T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>)

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

Thigh = +35°C for AL Device, +45°C for CL/CP Device.

Thigh = +125°C for AL Device, +85°C for CL/CP Device.

Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ VDD = 5.0 Vdc

<sup>2.0</sup> Vdc min @ V<sub>DD</sub> = 10 Vdc

<sup>2.5</sup> Vdc min @ V<sub>DD</sub> = 15 Vdc

<sup>†</sup>To calculate total supply current at loads other than 50 pF

 $I_T(C_L) = I_T(50 \text{ pF}) + 4 \times 10^{-3} (C_L - 50) \text{ VDDf}$ 

where:  $I_T$  is in  $\mu$ A (per package),  $C_L$  in pF,  $V_{DD}$  in Vdc, and f in kHz is input frequency. \*\*The formulas given are for the typical characteristics only at 25°C.

SWITCHING CHARACTERISTICS\* (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C; see Figure 1)

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise Time tTLH = (3.0 ns/pF) CL + 30 ns	<sup>t</sup> TLH	5.0	3.2	100	200	ns
t <sub>TLH</sub> = (1.5 ns/pF) C <sub>L</sub> + 15 ns		10	_	50	100	
tTLH = (1.1 ns/pF) CL + 10 ns	1	15	-	40	80	
Output Fall Time	tTHL				1	ns
t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns		5.0	-	100	200	
t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns		10	11 -	50	100	
t <sub>THL</sub> = (0.55 ns/pF) C <sub>L</sub> + 9.5 ns	1	15		40	80	
Propagation Delay Time	†PLH			* *		ns
tp_H = (1.7 ns/pF) CL + 495 ns		5.0		580	1160	
tpLH = (0.66 ns/pF) CL + 187 ns	-	10	-	220	440	
tpLH = (0.5 ns/pF) CL + 120 ns		15		145	230	
Propagation Delay Time	tPHL.			, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		ns
tpHL = (1.7 ns/pF) CL + 695 ns		5.0		780	1560	
tpHL = (0.66 ns/pF) C <sub>L</sub> + 242 ns		10	-	275	550	
tpHL = (0.5 ns/pF) CL + 160 ns		15		185	370	


<sup>\*</sup> The formulae given are for the typical characteristics only.

TDI	ITH	TA	01


		INP	UTS					2.7		OUTPUTS	s*			
Enable Pin 3	RBI Pin 5	D Pin 6	C Pin 2	B Pin 1	A Pin 7	a Pin 13	b Pin 12	c Pin 11	d Pin 10	e Pin 9	f Pin 15	9 Pin 14	RBO Pin 4	DISPLAY
1	1	0	0	0	0	1	1	,	1	1	1	0	1	0
1	×	0	0	0	1	0	0	0	0	1	1	0	11	
1	×	0	0	1	0	1	1	0	1	1	0	1	1	2
1	×	0	0	1	1	1	1	1	1	0	0	1	1	3
1	×	0	1.	0	0	0	1	1	. 0	0 , 1	1	1	1	4
1	×	0	1	0	1	1	0	1	i	0	1	1	1	5
1	×	0	1	1	0	0	0	1	1	1	1	1	1	Ь
1	×	0	1	1 /	1	1	1	1	0	0	0	0	1	7
1	×	1	0	0	0	1	1	1	1	1	1.	1	1	8
1	×	1	0	0	1	1	1	:1	0	0	1	1	1	9
1, 5	0	0	0	0	. 0	0	0	0	0	0	0	0	0	Blank
0	0	×	×	×	×	1	1	1	1	1	1	<b>t</b>	0	8
0	1	×	×	x	×	0	0	.0	0	0	0	0	1	Blank

<sup>\*</sup>All non-valid BCD input codes produce a blank display.

FIGURE 1 - SIGNAL WAVEFORMS




X = Don't Care




#### TYPICAL APPLICATIONS


## FIGURE 2 – LEADING AND TRAILING ZERO SUPPRESSION WITH LAMP TEST



## FIGURE 3 — LEADING AND TRAILING ZERO SUPPRESSION WITH PWM INTENSITY BLANKING AND NO LAMP TEST



#### FIGURE 4 – ZERO SUPPRESSION WITH LAMP TEST AND INTENSITY BLANKING





# MC145000 < MC145001

## SERIAL INPUT MULTIPLEXED LCD DRIVERS (MASTER AND SLAVE)

The MC145000 (Master) LCD Driver and the MC145001 (Slave) LCD Driver are CMOS devices designed to drive liquid crystal displays in a multiplexed-by-four configuration. The Master unit generates both frontplane and backplane waveforms, and is capable of independent operation. The Slave unit generates only frontplane waveforms, and is synchronized with the backplanes from the Master unit. Several Slave units may be cascaded from the Master unit to increase the number of LCD segments driven in the system. The maximum number of frontplanes is dependent upon the capacitive loading on the backplane drivers and the drive frequency. The devices use data from a microprocessor or other serial data and clock source to drive one LCD segment per bit.

- Direct Interface to CMOS Microprocessors
- Serial Data Port, Externally Clocked
- Multiplexing-By-Four
- Net dc Drive Component Less Than 50 mV
- Master Drives 48 LCD Segments
- Slave Provides Frontplane Drive for 44 LCD Segments
- Drives Large Segments -- Up to one Square Centimeter
- Supply Voltage Range=3 V to 6 V
- Latch Storage of Input Data
- Low Power Dissipation

Master

- Logic Input Voltage Can Exceed VDD
- Accomodates External Temperature Compensation
- See Application Note AN-823A, Section 4
- Chip Complexities: MC145000 1723 FETs or 431 Equivalent Gates
   MC145001 1495 FETs or 374 Equivalent Gates

#### **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

SERIAL INPUT
MULTIPLEXED LCD DRIVERS
(MASTER AND SLAVE)





L SUFFIX CERAMIC PACKAGE CASE 623

P SUFFIX PLASTIC PACKAGE CASE 709





L SUFFIX CERAMIC PACKAGE CASE 726 P SUFFIX PLASTIC PACKAGE CASE 707

#### ORDERING INFORMATION


MC14XXXX

Suffix Denotes

L Ceramic Package

P Plastic Package

#### PIN ASSIGNMENTS



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{\rm in}$  and  $V_{\rm OUt}$  be constrained to the ranges  $V_{\rm SS}\!\leq\!V_{\rm out}\!\leq\!V_{\rm DD}$  and  $V_{\rm SS}\!\leq\!V_{\rm in}\!\leq\!15$  V

Unused inputs must always be tied to an appropriate logic voltage level.

MAXIMUM RATINGS (Voltages referenced to VSS)

	Characteristic	Symbol	Value	Unit
DC Supply Voltage		V <sub>DD</sub>	-0.5 to +6.5	- V
Input Voltage, Data In and Data Clock		V <sub>in</sub>	-0.5 to 15	V
Input Voltage, Pin 22 of Master		V <sub>in osc</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
DC Input Current, per Pin		lin	± 10	mA
Operating Temperature Range		TA	-40 to +85	°C
Storage Temperature Range		T <sub>stg</sub>	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (Voltages referenced to VSS)


18 of 18	Characteristic		Symbol	VDD		0°C	<b></b>	25°C			°C	Uni
				V	Min	Max	Min	Тур	Max	Min	Max	
RMS Voltage Across a	Segment	"ON"	Von	3.0		-	-	1.73	-	-	-	V
(BPi-FPj)		Segment	VUN	6.0	-			3.46	_	_	-	L.
		"OFF"		3.0	-	-	-	1.00	-	-	-	V
*		Segment	VOFF	6.0	-	ı —	-	2.00	1 - 1	-		ľ
Average DC Offset Vo	Itage		144-	3.0	-	30	_	10	30	l –	30	m۷
			Vdc	6.0	-	50	-	20	50	-	50	IIIV
Input Voltage	and the second second	"0" Level	VIL	3.0	-	0.90	-	1.35	0.90	-	0.90	V
			VIL.	6.0		1.80	_	2.70	1.80	_	1.80	
		"1" Level	Vici	3.0	2.10	-	2.10	1.65	-	2.10	-	V
			ViH	6.0	4.20	-	4.20	3.30	-	4.20		*
Output Drive Current -	<ul> <li>Backplanes</li> </ul>											
High-Current State*							١		i			
$V_0 = 2.85 \text{ V}$			Івн	3.0	150	-	75	190	-	35	- 1	μ∆
$V_0 = 1.85 \text{ V}$			'BH	0.0	220	-	110	200	- '	55	1- 4	μ,
$V_0 = 1.15 \text{ V}$					160	-	80	200	-	40	, · -	
$V_0 = 0.15 \text{ V}$					400	_	200	300	-	100	-	ĺ
$V_0 = 5.85 \text{ V}$					500	-	250	300	_	125	-	
$V_0 = 3.85 \text{ V}$			la	6.0	1000	-	500	600	-	250	-	
$V_0 = 2.15 \text{ V}$			<sup>1</sup> ВН	0.0	800		400	500	-	200	-	μ.
$V_0 = 0.15 \text{ V}$				- 1	500	. —	250	300		125		1
Low-Current State*									4			
$V_0 = 2.85 \text{ V}$					140	-	70	80	I -	35	_	
V <sub>O</sub> = 1.85 V			IBL	3.0	2.4		1.2	2.8	_	0.6	_	μ.Α
$V_0 = 1.15 \text{ V}$					2.2		1.1	2.5	_	0.5	_	i .
$V_0 = 0.15 \text{ V}$			ľ		400	-	200	330	-	100	-	ĺ
$V_0 = 5.85 \text{ V}$					190	_	95	105		45	·	
V <sub>O</sub> = 3.85 V					15		7.5	10	_	3.7	_	
$V_{O} = 2.15 \text{ V}$			BL	6.0	13		6.5	9	l	3.2		μA
$V_0 = 0.15 \text{ V}$			1	` .	850		425	570	_	210	_	
Output Drive Current -	- Frontplanes											
High-Current State*												
$V_0 = 2.85 \text{ V}$				[	80		40	- 60	_	20	_	
V <sub>O</sub> = 1.85 V			JEH	3.0	140	-	70	120	_	35	_	μA
V <sub>O</sub> = 1.15 V					180	-	60	100	_	30	_	
V <sub>O</sub> = 0.15 V					100	_	50	95	_	25	_	
V <sub>O</sub> = 5.85 V					140	_	70	90		35	_	
$V_0 = 3.85 \text{ V}$					360	_	180	250	_	90	_	
$V_0 = 2.15 \text{ V}$			1FH	6.0	400	_	200	240	_	100		μ₽
V <sub>O</sub> = 0.15 V					100	í _ i	50	120	_	25	_	
Low-Current State*												
V <sub>O</sub> = 2.85 V		ł			60	-	30	40		15		
$V_0 = 1.85 \text{ V}$			1FL	3.0	2.8		1.4	2.8		0.7	_	μA
V <sub>O</sub> = 1.15 V			.FL	0.0	2.2		1.1	2.5	_	0.7	_	μ
V <sub>O</sub> = 0.15 V					100		50	100		25		
V <sub>O</sub> = 5.85 V					100		50	60		25	_	
VO = 3.85 V					16	-	8.0	10		4.0	_	
$V_0 = 3.85 \text{ V}$ $V_0 = 2.15 \text{ V}$			IFL :	6.0	- 13		6.5	9	_	3.2	_	μA
$V_0 = 0.15 \text{ V}$					200	_	100	175	_	50	_	
nput Current			1:-	6.0		±0.1	-	± 0.00001	± 0.1	-	± 1.0	μA
nput Capacitance			lin l			-			7.5		포 1.0	
	Destroy		C <sub>in</sub>		7.1			5.0	_		-	pF
Quiescent Current (Per V <sub>in</sub> =0 or V <sub>DD</sub> , I <sub>out</sub> =			IDD	3.0	-	10	- 1	2.5	15	-	20	μA
·in-out vout=	ν μ·			6.0		185		50	175		130	

<sup>\*</sup>For a time (t≅ 2.56/osc. freq.) after the backplane or frontplane waveform changes to a new voltage level, the circuit is maintained in the high-current state to allow the load capacitances to charge quickly. Then the circuit is returned to the low-current state until the next voltage level change occurs.

#### SWITCHING CHARACTERISTICS (C<sub>1</sub> = 50 pF, T<sub>A</sub> = 25 °C)

	Characteristic	F 1 1 1.	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Data Clock Frequency			f <sub>cl</sub>	3.0 6.0	-	12.5 24	7.5 12.5	MHz
Rise and Fall Times — Data of	lock		t <sub>r</sub> , t <sub>f</sub>	3.0 6.0	_		125 10	μS
Setup Time Data In to Data Clock			t <sub>su</sub>	3.0 6.0	48 16	1 - 1 1 - 1		ns
Hold Time Data In to Data Clock			th	3.0 6.0	-5 0	-	_	ns
Pulse Width Data Clock			t <sub>w</sub>	3.0 6.0	65 40	_	_	ns

#### SWITCHING WAVEFORMS



#### **DEVICE OPERATION**

Figure 1 shows a block diagram of the Master unit. The unit is composed of two independent circuits: the data input circuit with its associated data clock, and the LCD drive circuit with its associated system clock.

Forty-eight bits of data are serially clocked into the shift register on the falling edges of the external data clock. Data in the shift register is latched into the 48-bit latch at the beginning of each frame period. (As shown in Figure 3, the frame period, tframe, is the time during which all the LCD segments are set to the desired "ON" or "OFF" states.)

The binary data present in the latch determines the appropriate waveform signal to be generated by the frontplane drive circuits, whereas the backplane waveforms are invariant. The frontplane and backplane waveforms, FPn and BPn, are generated using the system clock (which is the oscillator divided by 256) and voltages from the V/3 generator circuit (which divides Vpp into one-third increments). As shown in Figure 3, the frontplane and backplane waveforms and the "ON" and "OFF" segment waveforms have periods equal to tframe and frequencies equal to the system clock divided by four.

Twelve frontplane and four backplane drivers are available from the Master unit. The latching of the data at the beginning of each frame period and the carefully balanced voltage-generation circuitry minimize the generation of a net dc component across any LCD segment.


The Slave unit (Figure 2) consists of the same circuitry as the Master unit, with two exceptions: it has no backplane drive circuitry, and its shift register and latch hold 44 bits. Eleven frontplane and no backplane drivers are available from the Slave unit.

#### LCD DRIVER SYSTEM CONFIGURATIONS


Figure 4 shows a basic LCD Driver system configuration, with one Master and several Slave units. The maximum number of slave units in a system is dictated by the maximum backplane drive capability of the device and by the system data update rate. Data is serially shifted first into the Master unit and then into the following Slave units on the falling edge of the common data clock. The oscillator is common to the Master unit and each of the Slave units. At the beginning of each frame period, tframe, the Master unit generates a frame-sync pulse (Figure 3) which is received by the Slave units. The pulse is to ensure that all Slave unit frontplane drive circuits are synchronized to the Master unit's backplane drive circuits.

A single multiplexed-by-four, 7-segment (plus decimal point) LCD and possible frontplane and backplane connections are shown in Figure 5. When several such displays are used in a system, the four backplanes generated by the Master unit are common to all the LCD digits in the system. The twelve frontplanes of the Master unit are capable of controlling forty-eight LCD segments (6 LCD digits), and the eleven frontplanes of each Slave unit are capable of controlling forty-four LCD segments (5½ LCD digits).

FIGURE 1 - BLOCK DIAGRAM OF THE MC145000 (MASTER) LCD DRIVER Data Out Bit 1 Bit 1 Frontplane Drive Circuits Shift Register 48-Bit Latch Bit Bit 48 Bit 48 V<sub>DD</sub>/3 Frame-Sync V/3 Generator 2V<sub>DD</sub>/3 Pulse Circuit 19° 18\* Data Data In Clock System Clock System Clock Circuit Backplane \*Pins 18 and 19 can 15 Drive be driven to voltages 21 22 23 Circuit greater than V<sub>DD</sub>. OSCin OSCout Frame-Sync Out



#### FIGURE 3 - VOLTAGE WAVEFORMS








FIGURE 5 — FRONTPLANE AND BACKPLANE CONNECTIONS TO A MULTIPLEXED-BY-FOUR 7-SEGMENT (PLUS DECIMAL POINT) LCD





## SEGMENT TRUTH TABLE\*

	FP1	FP2
BP1	f	а
BP2	g	b
BP3	e	С
BP4	d	d

\*Because there is no standard for backplane and frontplane connections on multiplexed displays, this truth table may be used only for this example.

#### PIN DESCRIPTIONS

#### FRONTPLANE DRIVE OUTPUTS (Master: FP1-FP12; Pins 1-11 and 13) (Slave: FP1-FP11; Pins 1-8 and 10-12)

The frontplane drive waveforms for the LCDs.

#### BACKPLANE DRIVE OUTPUTS (Master: BP1-BP4; Pins 14-17)

The backplane drive waveforms for the LCDs.

#### DATA IN (Master: Pin 18) (Slave: Pin 13)

The serial data input pin. Data is clocked into the shift register on the falling edge of the data clock. A high logic level will cause the corresponding LCD segment to be turned on, and a low logic level will cause the segment to be turned off. This pin can be driven to 15 volts regardless of the value of  $V_{\mbox{\scriptsize DD}}$ , thus permitting optimum display drive voltage.

#### DATA CLOCK (Master: Pin 19) (Slave: Pin 14)

The input pin for the external data clock, which controls the shift registers. This pin can be driven to 15 volts regardless of the value of Vpp.

#### DATA OUT (Master: Pin 20) (Slave: Pin 15)

The serial data output pin.

#### FRAME-SYNC OUT (Master: Pin 21)

The output pin for the frame-sync pulse, which is generated by the Master unit at the beginning of each frame period, tframe. From Figure 1, the 48-bit latch is loaded during the positive Frame-Sync Out pulse. Therefore, if the Data Clock is active during this load interval, the display will flicker.

#### FRAME-SYNC IN (Slave: Pin 16)

The input pin for the frame-sync pulse from the Master unit. The frame-sync pulse synchronizes the Slave front-plane drive waveforms to the Master backplane drive waveforms.

#### MC145000

OSC<sub>in</sub> (Master: Pin 22) (Slave: Pin 17)

The input pin to the system clock circuit. The oscillator frequency is either obtained from an external oscillator or generated in the Master unit by connecting an external resistor between the OSC<sub>in</sub> pin and the OSC<sub>out</sub> pin (Pin 23). Figure 6 shows the relationship between resistor value and frequency.

#### OSCout (Master: Pin 23)


The output pin of the system clock circuit. This pin is connected to the OSC<sub>in</sub> input (Pin 17) of each Slave unit.


V<sub>DD</sub> (Master: Pin 24) (Slave: Pin 18)

The positive supply voltage.

VSS (Master: Pin 12) (Slave: Pin 9)

The negative supply (or ground) voltage.





#### **APPLICATIONS**

The following examples are presented to give the user further insight into the operation and organization of the Master and Slave LCD Drivers.

An LCD segment is turned either on or off depending upon the RMS value of the voltage across it. This voltage is equal to the backplane voltage waveform minus the frontplane voltage waveform. As previously stated, the backplane waveforms are invariant (see Figure 3). Figure 10 shows one period of every possible frontplane waveform.

For a detailed explanation of the operation of liquid crystal materials and multiplexed displays, refer to a brochure entitled "Multiplexed Liquid Crystal Displays," by Gregory A. Zaker, General Electric Company, Liquid XTAL Displays Operation, 24500 Highpoint Road, Cleveland, Ohio 44122.

**Example 1:** Many applications (e.g., meters, gasoline pumps, pinball machines, and automobile dashboard displays) require that, for each display update, an entirely new set of data must be shifted into the Master and cascaded Slave units. The correspondence between the frontplane-backplane intersections at the LCD segments and the data bit locations in the 48-bit latch of the Master (or 44-bit latch of the Slave) is necessary information to the system designer. In Figure 1, it is shown that data is serially shifted first into the 48th-bit location of the shift register of the Master. Thus, after 48 data bits have been shifted in, the

first bit to be entered has been shifted into bit-location one, the second bit into bit-location two, and so on. Table I shows the bit location in the latch that controls the corresponding frontplane-backplane intersection. For example, the information stored in the 26th-bit location of the latch controls the LCD segment at the intersection of FP7 and BP3. The voltage waveform across that segment is equal to (BP3 minus FP7). The same table, but with the column for FP12 deleted, describes the operation of the Slave unit.

In applications of this type, all the necessary data to completely update the display are serially shifted into the Master and succeeding Slave units within a frame period. Typically, a microprocessor is used to accomplish this.

**Example 2:** Many keyboard-entry applications, such as calculators, require that the most significant digit be entered and displayed first. Then as each succeeding digit is entered, the previously entered digits must shift to the left. It is, therefore, neither necessary nor desirable to enter a completely new set of data for each display change. Figure 7 shows a representation of a system consisting of one Master and three Slave units and displaying 20 LCD digits. If each digit has the frontplane-backplane configuration shown in Figure 5, the relationship between frontplanes, backplanes, and LCD segments in the display is shown in Table 2.

Digits (or alphanumeric characters) are entered, mostsignificant digit first, by using a keyboard and a decoder external to the MC145000. Data is entered into the Master and cascaded Slave units according to the following format:

1) Initially, all registers and latches must be cleared by entering 160 zero data bits. This turns off all 160 segments of the display.

2) Entering the most-significant digit from the keyboard causes the appropriate eight bits to be serially shifted into the Master unit. These eight bits control LCD segments a through h of digit 1, and cause the desired digit to be displayed in the least-significant digit location.

3) Entering the second-most-significant digit from the keyboard causes eight more bits to be serially shifted into the Master unit. These eight bits now control LCD segments a

through h of digit 1, and the previously entered eight bits now control segments a through h of digit 2. Thus the two digits are displayed in the proper locations.

4) Entering the remaining 18 digits from the keyboard fills the 20-digit display. Entering an extra digit will cause the first digit entered to be shifted off the display.


**Example 3:** In addition to controlling 7-segment (plus decimal point) digital displays, the MC145000 and MC145001 may be used to control displays using  $5\times7$  dot matrices. A Master and three Slave units can drive 180 LCD segments, and therefore are capable of controlling five  $5\times7$  dot matrices (175 segments). Two control schemes are presented in Figures 8 and 9; one using a single Master unit, and one using two Master units.

## TABLE 1 — THE BIT LOCATIONS, IN THE LATCH, THAT CONTROL THE LCD SEGMENTS LOCATED AT EACH FRONTPLANE-BACKPLANE INTERSECTION

#### FRONTPLANES

ES		FP1	FP2	FP3	FP4	FP5	FP6	FP7	FP8	FP9	FP10	FP11	FP12
ž	BP1	4	8	12	16	20	24	28	32	36	े 40	44	48
7	BP2	3	7	11	15	19	23	27	31	35	39	43	47
Č	BP3	2	. 6	10	14	18	22	26	30	34	38	42	46
8	BP4	. 1	5	9	13	17	21	25	29	33	37	41	45

## FIGURE 7 — A 20-DIGIT DISPLAY (EQUIVALENT TO A 4×40 ARRAY)



## TABLE 2 — THE RELATIONSHIP BETWEEN FRONTPLANE-BACKPLANE INTERSECTIONS AND LCD SEGMENTS FOR THE SYSTEM CONFIGURATION OF FIGURE 7

	-	-	N	/laster			_	-	Slav	/e #1–	-		1971	S	lave #2	- 12 <u>.</u>		4		Slave #	3	-
	FP12	FP11	FP10	FP9		FP2	FP1	FP11	FP10		FP1	FP11	FP10	FP9		FP2	FP1	FP11	FP10		FP7	FP6
BP1	a1	f1	a2	, f2	1111111	a6	f6	a7	f7		a12	· f12	a13	f13		a17	f17:	a18	f18		a20	f20
BP2	b1	g1	b2	g2		b6	g6	b7	g7.	27 · .	b12	g12	b13	g13		b17	g17:	b18	g18		b20	g20
BP3	c1	e1	c2	e2	100	c6	e6	c7	e7		c12	e12	c13	e13	600	c17	e17	c18	e18		c20	e20
BP4	h1	d1	h2	d2		h6	d6	h7	d7		h12	d12	h13	d13		h17	d17	h18	d18		h20	d20
	dig	git 1°	dig	t 2		dig	it 6	dig	it 7	• • •	digi	t 12	digit	13		digi	t 17	digi	t 18		digi	t 20

FIGURE 8 — EXAMPLE OF A  $5\times7$  DOT MATRIX DISPLAY SYSTEM CONTROLLED BY ONE MASTER AND THREE SLAVE UNITS






FIGURE 9 — EXAMPLE OF A  $5\times7$  DOT MATRIX DISPLAY SYSTEM CONTROLLED BY TWO MASTER AND TWO SLAVE UNITS



LCDs can be obtained from: AND, LXD, Hamlin, and other suppliers.







### Advance Information


## LCD Driver with Serial Interface

The MC145453 Liquid-Crystal Display Driver consists of a 36-stage serial-in/parallel-out shift register with 33 latches and drivers. Each package drives up to 33 non-multiplexed LCD segments; e.g., a 4½-digit, 7-segment-plus-decimal display. This device may be paralleled to increase the number of segments driven.


The input format is a Start Bit (high), followed by 33 Display Bits, plus 2 Trailing Bits (don't cares). A high Start Bit, after propagating to the last shift register stage, triggers generation of an internal load signal which transfers the 33 Display Bits into latches. An internal reset clears only the shift register which readies the device for the next bit stream.

- On-Chip Oscillator Provides 50 Percent Duty Cycle Backplane Drive
- No External Load Signal Required
- Operating Voltage Range: 3 to 10 V
- Operating Temperature Range: −40° to 85°C
- TTL-Compatible Inputs May Be Driven With CMOS
- May Be Used With Segmented-Alphanumeric, Bar-Graph, or Dot-Matrix LCDs
- Advantages Over Multiplexed LCD Systems: Wider Viewing Angle

Optimum Contrast at Low Voltage Better Legibility at Extreme Temperature



#### **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.


Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +11.0	V
Vin	DC Input Voltage	$-0.5$ to $V_{DD} + 0.5$	V
V <sub>out</sub>	DC Output Voltage	-0.5 to V <sub>DD</sub> +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V <sub>DD</sub> and V <sub>SS</sub> Pins	± 50	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (10-Second Soldering)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. †Power Dissipation Temperature Derating: - 12 mW/°C from 65°C to 85°C.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range VSS≤(Vin or V<sub>out</sub>) < V<sub>DD</sub>

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either Vss or VDD except Osc In which must be tied to VSS). Unused outputs must be left open.

#### PIN ASSIGNMENTS



NC = NO CONNECTION

			200
V <sub>SS</sub> [	1 ●	40	0UT 18
OUT 17	2	39	OUT 19
OUT 16	3	38	OUT 20
OUT 15	4	37	0UT 21
OUT 14	5	36	OUT 22
OUT 13	6	35	0UT 23
OUT 12	7	34	OUT 24
OUT 11	8	33	OUT 25
OUT 10 [	9	32	OUT 26
OUT 9 [	10	31	OUT 27
0UT 8	11 .	30	0UT 28
OUT 7	12	29	OUT 29
0UT 6	13	28	OUT 30
OUT 5	14	27	0UT 31
OUT 4 [	15	26	0UT 32
OUT 3 [	16	25	OUT 33
OUT 2	17	24	BP IN
OUT 1	18	23	ВР ОИТ
OSC IN	19	22	DATA
v <sub>DD</sub> d	20	21	СГОСК

Data sheet continued following page 11-9

## **CMOS Operational Amplifiers/Comparators**

#### **CMOS OPERATIONAL AMPLIFIERS/COMPARATORS**

Device Number	Function
MC14573	Quad Programmable Op Amp
MC14574	Quad Programmable Comparator
MC14575	Programmable Dual Op Amp/Dual Comparator

Function	Quantity Per Package	Single Supply Voltage Range	Dual Supply Voltage Range	Frequency Range	Device Number	Number of Pins
Operational Amplifiers	4	3 to 15 V	± 1.5 to ± 7.5 V	DC to ~1 MHz	MC14573	16
Comparators	4	3 to 15 V	± 1.5 to ± 7.5 V	DC to ~1 MHz	MC14574	16
Operational Amplifiers and Comparators	2 and 2	3 to 15 V	±1.5 to ±7.5 V	DC to ~1 MHz	MC14575	16



## MC14573 MC14574 MC14575

# QUAD PROGRAMMABLE OPERATIONAL AMPLIFIER QUAD PROGRAMMABLE COMPARATOR DUAL/DUAL PROGRAMMABLE AMPLIFIER-COMPARATOR

The MC14573, MC14574, and MC14575 are a family of quad operational low power amplifiers and comparators using the complementary P-channel and N-channel enhancement MOS devices in a single monolithic structure. The operating current is externally programmed with a resistor to provide a choice in the tradeoff of power dissipation and slew rates. The operational amplifiers are internally compensated.


These low cost units are excellent building blocks for consumer, industrial, automotive and instrument applications. Active filters, voltage reference, function generators, oscillators, limit set alarms, TTL-to-CMOS or CMOS-to-CMOS up converters, A-to-D converters and zero crossing detectors are some applications. These units are useful in both battery and line operated systems.


- Low Cost Quads
- Power Supply Single 3.0 to 15 V
   Dual ± 1.5 to ±7.5 V
- Wide Input Voltage Range
- ullet Common Mode Range 0.0 to V<sub>DD</sub> 2.0 V for Single Supply
- Externally Programmable Power Consumption with One or Two Resistors
- Internally Compensated Operational Amplifiers
- High Input Impedance
- Comparators JEDEC B-Series Compatible
- Chip Complexities: MC14573 30 FETs
   MC14574 38 FETs
   MC14575 46 FETs

#### **CMOS MSI**

QUAD PROGRAMMABLE
OPERATIONAL AMPLIFIER
QUAD PROGRAMMABLE
COMPARATOR
DUAL/DUAL PROGRAMMABLE
OPERATIONAL

AMPLIFIER-COMPARATOR





MAXIMUM RATINGS† (Voltages referenced to VSS)

Rating	Symbol	Value	Unit	
DC Supply Voltage	$V_{DD}$	-0.5 to +18	V	
Input Voltage, All Inputs	Vin	$-0.5$ to $V_{DD} + 0.5$	V	
DC Input Current, per Pin	lin	± 10 0 0	mA	
Programming Current Range	Set	2	mA	
Operating Temperature Range	TA	-40 to +85	°C .	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	, "°C	
Package Power Dissipation*	PD	800	mW	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{Out}) \leq V_{DD}$ 

#### RECOMMENDED OPERATING RANGE

Rating		Symbol	Value	Unit
DC Supply Voltage		V <sub>DD</sub> to V <sub>SS</sub>	+ 3.0 to + 15	. V
Programming Current	$V_{DD} = 3 V$ $5 V < V_{DD} < 15 V$	Set	2 to 50 2 to 750	μА

#### OPERATIONAL AMPLIFIER ELECTRICAL CHARACTERISTICS

 $(I_{Set} = 20 \mu A, R_L = 10 M\Omega, C_L = 15 pF, T_A = 25 °C, unless otherwise indicated)$ 

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Input Common Mode Voltage Range	VICR	3	0	-	1.5	V .
		5	0	-	3.5	
		10	0		8.5	
		15	0	-	13.5	
Output Voltage Range	VOR	3 -	0.05		2.95	\ \
$R_L = 1 M\Omega$ to VSS		5 10	0.05		4.95	1.75
		15	0.05		9.95	
Input Offset Voltage	VIO	3	-	±5	± 30	m∨
MC14573, MC14575	1 10	5	_	±8	± 30	1111
		10		± 10	± 30	
		15		± 10	± 30	
Average Temperature Coefficient of V <sub>IO</sub>	$\Delta V_{IO}/\Delta T$		_	15	-	μV/°C
Input Capacitance	C <sub>in</sub>		_	5	10	pF ·
Input Bias Current	IIB		-	11	50	pА
Input Bias Current $T_A = -40$ °C to $+85$ °C	IIB		14.	-	1	nΑ
Input Offset Current	110	_		-	-100	pΑ
Open Loop Voltage Gain V <sub>O</sub> = 1 V p-p	AVOL	3	2	8	-	V/mV
$V_{O} = 3 V_{P-P}$	\$	5	8	10.	-	
$V_{O} = 6 V_{P-P}$		10	8	12	-	l
$V_0 = 9 V p - p$	2000	15	8	12		
Power Supply Rejection Ratio MC14573, MC14575	PSRR	3 5	45 54	57 67	_	dB
WC14073, WC14075		10	54	67	-	
		15	54	67	_	
Common Mode Rejection Ratio	CMRR	3	45	70	_	dB
MC14573, MC14575		5	50	73	_	
	i i	10	54	75	-	
		15	54	75	_	
Output Source Current	ЮН	5	55	80	, - ·	μΑ
$V_{OH} = V_{DD} - 0.6 V$						
Output Sink Current V <sub>OL</sub> = 0.4 V	· lor	3	2.1	4.2	-	mA
$V_{\text{in}} + = V_{\text{DD}}/2 + 0.5$ $V_{\text{OL}} = 0.4 \text{ V}$		5	2.5	5.0	-	
$V_{in} - = V_{DD}/2 - 0.5$ $V_{OL} = 0.5 V$		10	5.5	11.0	_	
V <sub>OL</sub> = 1.5 V		15	15	30		177
Slew Rate	SR		0.6	0.8	-	V/µs
Unity Gain Bandwidth	G <sub>BW</sub>	5	0.5	1	-	MHz
Phase Margin	φΜ			45		Degrees
Channel Separation				80		dB
Supply Current, Per Pair $R_L = \infty$ , $I_{Set} = 20 \mu A$ , $V_{in} + 1.0 V$ , $V_{in} = 0 V$	IDD	5	-	260	340	μΑ
$(R_L = \infty$ , Pins 8 and $9 = V_{DD})$		15		0.05	1.0	<u> </u>



<sup>\*</sup>Derate above 25°C @ 4.6 mW/°C

<sup>†</sup>Maximum Ratings are those values beyond which damage to the device may occur.

## MC14573, MC14574, MC14575

 $\begin{array}{l} \textbf{OPERATIONAL AMPLIFIER ELECTRICAL CHARACTERISTICS} \\ \textbf{(I}_{Set} = 200~\mu\text{A},~R_L = 10~M\Omega,~C_L = 15~p\text{F},~T_A = 25^{\circ}\text{C},~unless otherwise indicated)} \end{array}$ 

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Input Common Mode Voltage Range	VICR	5	0		3	, V
		10	0	- '	8	
		15	0		13	ļ — ·—
Output Voltage Range	VOR	5	0.1	1 - 1	4.8	V
$R_L = 100 \text{ k to V}_{SS}$		10 15	0.1		9.8 14.8	
Input Offset Voltage	.V <sub>10</sub>	5	-	±8	± 30	mV :
MC14573, MC14575		10 15		± 10 ± 12	± 30 ± 30	
Average Temperature Coefficient of V <sub>IO</sub>	ΔV <sub>IO</sub> /ΔΤ	-	-	20	_	μV/°C
Input Capacitance	Cin	-	-	5	10	pF
Input Bias Current	1IB	-	-	1	50	pА
Input Bias Current $T_A = -40$ °C to $+85$ °C	IВ	-	-	_	1	nΑ
Input Offset Current	10		-	-	100	pА
Open Loop Voltage Gain $V_O = 3 \text{ V p-p}$	AVOL	-5	1	2		V/mV
$V_{O}=6\ V_{P}P$ $V_{O}=9\ V_{P}P$		10	1	3		}
Power Supply Rejection Ratio	PSRR	5	45	54		dB
MC14573, MC14575		10	54	67	-	
		15	54	67		
Common Mode Rejection Ratio MC14573, MC14575	CMRR	-5 10	40 50	55 67	-	dB
WC145/3, WC145/5		15	50	70	_	]
Output Source Current $V_{OH} = V_{DD} - 1.5 V$	ЮН	15	550	800	_	μΑ
Output Sink Current VOH = 0.4 V	lor	5	2.2	4.2		mA
$V_{OH} = 0.5 V$	1	10	5.0	10.0	-	
V <sub>OH</sub> = 1.5 V		15	15	30		
Slew Rate	SR	-	5	7	, ,	V/μs
Unity Gain Bandwidth	G <sub>BW</sub>	5	1.5	-3	-	MHz
Phase Margin	φΜ	-	-	48	_	Degrees
Channel Separation	-	-		80	_	dB
Supply Current, Per Pair $(R_L = \infty, V_{in+} = 1.0 \text{ V}, V_{in-} = 0 \text{ V})$	IDD	15	-	2.6	3.4	· mA

### MC14573, MC14574, MC14575

COMPARATOR ELECTRICAL CHARACTERISTICS ( $I_{Set} = 20 \mu A$ ,  $R_L = 10 M\Omega$ ,  $C_L = 50 pF$ ,  $T_A = 25 °C$ , unless otherwise indicated)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Input Common Mode Voltage Range	VICR	3	0	-	1.5	V
		5	0	-	3.5	
		10 15	0	_	8.5 13.5	
Output Voltage Range	Voi	3	<u> </u>	0	0.05	V
"0" Level		5	_	0	0.05	
		10		0	0.05	
		15		0	0.05	*
Output Voltage Range "1" Level	Voн	3 5	2.95 4.95	3 5	_	ı V
i Level		10	9.95	10	_	
		15	14.95	15		
Input Offset Voltage	· V <sub>IO</sub>	3	_	±8	± 30	mV
MC14574, MC14575		5	-	±8	± 30	1
	. 1	10	-	± 10	± 30	
		15		± 10	± 30	
Average Temperature Coefficient of V <sub>IO</sub>	ΔV <sub>IO</sub> /ΔΤ	<u> </u>	_	15		μV/°C
Input Capacitance	C <sub>in</sub>	_		5	10	pF
Input Bias Current	IB IB	<u> </u>		1	50	pА
Input Bias Current $T_A = -40$ °C to $+85$ °C		_			1	nA:
Input Offset Current	10		<u> </u>		100	pA
Open Loop Voltage Gain	VOL	3	1	20	-	V/mV
		5 10	1	10 6	_	
		15	1	6	_	
Power Supply Rejection Ratio	PSRR	3	45.	57	_	dB
MC14574, MC14575		5	54	67	_	40
		10	54	67	-	
		15	54	67	_	
Common Mode Rejection Ratio	CMRR	, 3	45	55	-	dB:
MC14574, MC14575		5	50	65		
		10 15	54 54	67 67	_	
Output Source Current V <sub>OH</sub> = 2.6	V I <sub>OH</sub>	3	-0.35	- 0.65		mA
V <sub>OH</sub> = 2.5		5	- 2.5	- 5.0		
$V_{OH} = 4.6$		5	- 0.60	- 1.1	_	
$V_{OH} = 9.5$		10	- 1.3	- 2.5	_	
$V_{OH} = 13.5$		15	-5.0	- 9.5	_	
Output Sink Current $V_{OL} = 0.4$		3	1.3	2.6	-	mA
$V_{OL} = 0.4$		10	1.9 3.5	3.8 6.5	-	
$V_{OL} = 0.5$ $V_{OL} = 1.5$		15	14	25	_	
Output Rise and Fall Time, 100 mV Overdrive	tTLH.	3	-	140	250	ns
	tTHL	5	_	100	180	
	1112	10	-	120	200	
		15	_	140	250	
Propagation Delay Time, 5 mV Overdrive	td	3		15	30	μS
	·	5	-	10	20	
		10 15		12 15	24 30	
Propagation Delay Time, 100 mV Overdrive	+	3	_	4	8	
opagation Delay Time, 100 my Overunive	<sup>t</sup> d	5	_	2	4	μS
		10	_	3	6	
		15	- '	4	8	
Channel Separation		L-		80	_	dB
Supply Current, Per Pair $(R_L = \infty, I_{Set} = 20 \mu A, V_{in+} = 1.0 \text{ V}, V_{in-} = 0 \text{ V})$	/) 10.0	5	_	180	250	Δ.
(R <sub>L</sub> = ∞, Pins 8 and 9 = V <sub>DI</sub>	V) IDD	15	-	0.05	1.0	μA

 $\textbf{COMPARATOR ELECTRICAL CHARACTERISTICS (I}_{Set} = 200~\mu\text{A},~R_L = 40~M\Omega,~C_L = 50~pF,~T_A = 25\,^{\circ}\text{C},~unless~otherwise~indicated)$ 

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Input Common Mode Voltage Range	VICR	-5	0	7.3	3	V
		10	0		- 8	inaturati
		15	0 ,	-	13	
Output Voltage Range	, V <sub>OL</sub>	5	řΞ	0 /	0.05	·V
n "O" Level   The last of the	l l	10	* · · ·	- 0	0.05	
and the second s		15	1	0	0.05	4 6 Q 4 Q
Output Voltage Range	VOH	5	4.95	5 ′	7 <u>=</u> 0.17	V
"1" Level		10	9.95	10		100
		- 15	14.95	15	-	
Input Offset Voltage	Y10	5	1 11	± 10	± 30	m.V
MC14574, MC14575		10		± 13	± 30	
<u> 1988 - January Barton, kanalang katalang kanalang berata</u>	No. active	: 15	· · · · · ·	± 15	± 30	100 29 7
Average Temperature Coefficient of $V_{IO}$ $T_A = -40$ °C to $+85$ °C	ΔV <sub>IO</sub> /ΔΤ		14	20	-,:	μV/°C
Input Capacitance	C <sub>in</sub>	-	-57	5	10	pF
Input Bias Current	IFB		-	-1	50	pA
Input Bias Current $T_A = -40$ °C to $+85$ °C	1B	-	7 - 7	_	1	nΑ
Input Offset Current	10	=1, 1	= 1.17		100	ρA
Open Loop Voltage Gain	AVOL	5	2	7	111-4-8	V/mV
	VOL.	10	1	4		4-14-1
		15	1-	4		
Power Supply Rejection Ratio	PSRR	5	45	67		dB
MC14574, MC14575	Mark to the	10	54	67		1,114
Will research toward the control of		15	54	67	-	
Common Mode Rejection Ratio	CMRR	- 5	40	65		, dB
MC14574, MC14575		10	50	67		
	1.0	15	50	67		20 mg
Output Source Current VOH = 2.5 V	ЮН	3	- 2.5	- 5.0		mA
$V_{OH} = 4.6 \text{ V}$		- 5	- 0.60	- 1.1		
$V_{OH} = 9.5 V$	- 2	10	- 1.3	- 2.5		
$V_{OH} = 13.5 \text{ V}$	1. 1.25. 1	15	- 5.0	- 9.5	, · , <del>-, · ·</del> · · , .	
Output Sink Current V <sub>OL</sub> = 0.4 V	IOL	5	1.9	3.8		mΑ
$V_{OL} = 0.5 V$		10	3.5	6.5	-	
$V_{OL} = 1.5 V$		15.	14	25		
Output Rise and Fall Time, 100 mV Overdrive	tTLH,	5		75	150	ns
	tTHL	10	1 - 3	50	100	
		15		45	90	
Propagation Delay Time, 5 mV Overdrive	, <sup>t</sup> d	5	-	2.5	5.0	μS
	1	10		3.5	7	1.34
		15	-	5	10	
Propagation Delay Time, 100 mV Overdrive	t <sub>d</sub>	5		0.6	.1.2	μS
	1	10		0.75	1.5	11.50
		15		0.75	1.5	
Channel Separation		-	-	80		dB
Supply Current, Per Pair $(R_L = \infty, V_{in+} = 1.0 \text{ V}, V_{in-} = 0 \text{ V})$	IDD.	15		1.8	2.5	mA


The programming current  $I_{Set}$  is fixed by an external resistor  $R_{Set}$  connected between  $V_{SS}$  and either one or both of the  $I_{Set}$  pins (8 and 9). When two external programming resistors are used, the set currents for each op amp pair or comparator are given by:


$$I_{Set} (\mu A) \approx \frac{V_{DD} - V_{SS} - 1.5}{R_{Set} (M\Omega)}$$

Pins 8 and 9 may be tied together for use with a single programming resistor. The set currents for each op amp pair or comparator pair are then given by:

$$|\text{Set A, B}| = |\text{Set C, D}(\mu \text{A})| \approx \frac{|\text{VDD} - \text{VSS} - 1.5}{2 |\text{RSet}(\text{M}\Omega)|}$$

The total device current is typically 13 times  $I_{Set}$  per pair if the outputs are in the low state, and 5 times  $I_{Set}$  per pair if the outputs are in the high state. For op amps with an output in the linear region the device current will be between the values of 5 times and 13 times  $I_{Set}$ .





If a pair of op amps is not used, the  $I_{Set}$  pin for that pair may be tied to  $V_{DD}$  for minimum power consumption. To minimize power consumption in an unused pair of comparators this is not effective. The comparators should use a high value set resistor and the inputs should be set to a voltage that will force the output to  $V_{DD}$  (i.e., + in =  $V_{DD}$ , - in =  $V_{SS}$ ).

It should be noted that increasing I<sub>Set</sub> for comparators will decrease propagation delay for that comparator.


For operational amplifiers, the maximum obtainable output voltage (VOH) for a given load resistor connected to VSS is given by:


$$VOH = 4 \times ISet \times RL - 0.05 V$$
, RL in  $\Omega$ , ISet in A


Note: VOH Max = VDD

Typical op amp slew rates are given by:


$$S_R \approx 0.04 \, I_{Set} \, (V/\mu s)$$
,  $I_{Set} \, in \, \mu A$ 









SMALL SIGNAL TRANSIENT RESPONSE
VDD=10 V NON-INVERTING UNITY GAIN
ISet=200 \( \mu A\), Vin AVERAGE=5 V
















LARGE SIGNAL TRANSIENT RESPONSE  $V_{DD} = 10 \text{ V NON-INVERTING UNITY GAIN}$   $I_{Set} = 20 \text{ } \mu\text{A, V}_{ID} \text{ AVERAGE} = 5 \text{ V}$ 












\*A 10 mV overdrive is a signal on one input of a comparator that ranges from 10 mV less than the other input to 10 mV more than the other input.

# To gates of Q1 and Q2 on other half of pair Non-Inverting Input (+) Inverting Input (-) Non-Inverting Input (-) Non-Inverting Input (-)



# **CMOS/NMOS PLLs/Frequency Synthesizers**

#### **CMOS/NMOS PLLS/FREQUENCY SYNTHESIZERS**

Device Number	Function
MC6195*	Frequency Synthesizer TV Tuning System
MC6196*	Frequency Synthesizer TV Tuning System
MC14046B	Phase-Locked Loop
MC14568B	Phase Comparator and Programmable Counters
MC145106†	PLL Frequency Synthesizer
MC145145-1#	4-Bit Data Bus Input PLL Frequency Synthesizer
MC145146-1	4-Bit Data Bus Input PLL Frequency Synthesizer
MC145151-1	Parallel Input PLL Frequency Synthesizer
MC145152-1	Parallel Input PLL Frequency Synthesizer
MC145155-1	Serial Input PLL Frequency Synthesizer
MC145156-1	Serial Input PLL Frequency Synthesizer
MC145157-1	Serial Input PLL Frequency Synthesizer
MC145158-1	Serial Input PLL Frequency Synthesizer
MC145159-1	Serial Input PLL Frequency Synthesizer with
	Analog Phase Detector

<sup>\*</sup>Closest equivalent for MC6190 through MC6194, which are being phased out and are not recommended for new designs.

#Closest equivalent for MC145144, which is being phased out and is not recommended for new designs.

Divider Programming		Single-Ended 3-State Phase Detector	Double-Ended Phase Detector	Number of Divider Stages			Device	Number	
Format	Prescale Modulus	Output	Output	÷R	÷Α	÷N	Number	of Pins	
Serial	Single	~	~	12*		14	MC145155-1	18	
[Compatible with the	1. Sec. 19.	· ·	~	14	10	14	MC145157-1	16	
Serial Peripheral	Dual	-	<i>ν</i>	12*	7 -	10	MC145156-1	20 3	
Interface (SPI) on		~	~	14	7	10	MC145158-1	16	
CMOS MCUs]		(Analog Detector Output)		14	7	10	MC145159-1	20	
Parallel	Single	~		11*		9	MC145106	18	
		· •	~	12*		14	MC145151-1	28	
	Dual		~	12*	6	10	MC145152-1	28	
		~			8*	4	MC14568B	16	
4-Bit Bus	Single	~	V	12		14	MC145145-1	18	
	Dual	~	~	12	7	10	MC145146-1	20	
2 Control Lines	Single	~		12★		12*	MC6195	20	
		~		12★		12*	MC6196	20	
		<i>ν</i>					MC14046B	16	

<sup>\*</sup>Limited number of selectable values

<sup>†</sup>Closest equivalent for MC145104, MC145107, MC145109, MC145112, and MC145143, which are being phased out and are not recommended for new designs.

<sup>★</sup> Mask-programmable to one fixed value



# MC6190 MC6192 MC6191 MC6193 MC6194

#### FREQUENCY SYNTHESIZER TV TUNING SYSTEM


This series of phase locked loop subsystems is constructed in NMOS Silicon gate technology and are primarily intended for TV and CATV tuning applications. These products make it possible to receive all VHF and UHF TV frequencies.

- Single 5 V Supply
- Low External Parts Count
- Keyboard Interface Uses Low Cost 4 × 4 Keyboard
- Remote Control Capability
- Manual Channel Selection
- Scan Up/Scan Down
- Auto Programming of all Active Channels
- Automatic Switching to AFT Mode Option
- Channel Information Output Interfaces to Leds
- On Chip Reference Oscillator Uses External Crystal

#### MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

FREQUENCY SYNTHESIZER
TV TUNING SYSTEM



NOT RECOMMENDED FOR NEW DESIGNS PRODUCT BEING PHASED OUT

Closest equivalents are the MC6195 and MC6196



# MC6195 MC6196

#### FREQUENCY SYNTHESIZER TV TUNING SYSTEM

These phase-locked loop devices are constructed in NMOS silicon gate technology and are primarily intended for TV and CATV tuning applications.

- Single 5 V Supply
- Low External Parts Count
- Remote Control Capability
- Scan Up/Scan Down Channel Selection
- Automatic Switching to AFT Mode
- Channel Information Output Interfaces to LEDs
- On-Chip Reference Oscillator Uses External Crystal


#### MOS

(N-CHANNEL, SILICON-GATE, DEPLETION LOAD)

FREQUENCY SYNTHESIZER
TV TUNING SYSTEM



P SUFFIX
PLASTIC PACKAGE
CASE 738



# MC6195, MC6196


#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.3  to  +7	٧
Input Voltage, All Inputs	Vin	-0.3  to  +7	V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	Tstg	-65 to +160	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_S \! \le \! |V_{in}|$  or  $V_{out} \! | \! \le \! |V_{DD}|$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either Vss or Vpp).

#### PIN ASSIGNMENT



#### ELECTRICAL CHARACTERISTICS (TA = 25°C, Voltages Referenced to VSS)

	Characteristic		Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Power Supply Voltage				-	4.75	5.0	5.25	V
Output Voltage:			37.7					V
A, B, C, D,		0 Level	VOL	5		l	0.8	
AFT		1 Level	Voн	5	2.4	-		
Input Voltage:								٧
	Reset, VC	0 Level	VIL	5			0.8	
	On-Rm AFT (PLL Mode)	1 Level	VIH	5	2.0		-	
	Ch, T-Rm	0 Level	VIL.	5		-	0.4	]
		1 Level	VIH	5	4.0	- ,	-	]
Input Current:			lin					μΑ
	f <sub>in</sub> , Osc <sub>in</sub>	$V_{IL} = 0 V$ , $V_{IH} = V_{DD}$	[	5		- 1	± 20	1
	Reset, VC	$V_{IL} = 0 V$ , $V_{IH} = V_{DD}$	l	5		l –	±1.	l
	AC	$V_{AC} = V_{DD}$	·	5		-	300	1
	AFT (PLL Mode)	$V_{IL} = 0 V$		5	30	60	200	1
	Ch, T-Rm	$V_{1L} = 0 \text{ V}, V_{1H} = 4 \text{ V}$	100	- 5			± 200	1
	A, B, C, D	VIH=VDD	lін	5	1.0	1 - 1	i -	1
	and the first of the stage of the same	$V_{IL} = 0 V$	IIL.	5	_		-3	mΑ
Input Capacitance			C <sub>in</sub>	5	-	5	10	pF
Output Capacitano	ce control of the con		C <sub>out</sub>	5		6	10	pF
Output Current:			ЮН					μΑ
PD		V <sub>OH</sub> = 1.2 V		5	50			
A, B, C, D		$V_{OH} = 2.7 V$		5	20	-	-	
A, B, C, D, VL, \	/H	$V_{OL} = 0.4 \text{ V}$	lOL	-5	400		, j —	1
PD		V <sub>OL</sub> = 1.2 V		5	50		-	1
On-Rm, SS		$V_{OL} = 0.4 \text{ V}$		- 5	1.6			mA
Output Leakage Cu	urrent VL, VH, On-Rm, SS		ΙL	5		-	. 10	μA
Output Leakage Cu	irrent PD		, II	5 ,	s - : :	· =, /	." ± 1	μΑ
Breakdown Voltag	e VL, VH, On-Rm, SS		V <sub>BDSO</sub>	5	7	-	_	V
Quiescent Current,	All Outputs Open		<sup>I</sup> DD	5	<u> </u>	1 - 1	60	mA

#### SWITCHING CHARACTERISTICS (TA = 25°C, CL = 50 pF, VDD = 5 V)

Characteristic	4 75 5 1 27	Symbol	Min	Тур	Max	Units
Output Rise Time		<sup>†</sup> TLH	-	-	10	μS
Output Fall Time		t <sub>THL</sub>	-	_	1	μS
Propagation Delay, AC to A, B, C, D (Outputs)	. 7 3	tPLH, tPHL	1		100	μS
Input Rise and Fall Times		tTLH, tTHL	-		100	μS
Operating Frequency f <sub>in</sub> , Osc <sub>in</sub>	V <sub>in</sub> = 500 mV p-p		-	8	4.1	MHz
AC	$V_{in} = 5 \text{ V p-p}$	100	-	60	-	Hz

#### MC6190 FAMILY DEVICE CHARACTERISTICS

The Phase-Locked Loop Frequency Synthesizers MC6190 through MC6196 are products designed for use in various types of TV and CATV applications.

The MC6190 through MC6194 offer keyboard interface, BCD output data for channel display, band-switching information, AFT control, On/Off control, and battery or capacitor backup memory retention. The differences between these parts primarily have to do with the frequency divide numbers required for selected channels.

The MC6195 and MC6196 differ from the MC6190 through MC6194 in that they do not allow keyboard interface and do not have backup memory retention.

Some of the characteristics and intended applications are shown in the following table.

Device	Ref	Pres VHF	caler UHF	Band		Highest Channel
						Onamici
MC6190	4 MHz	256	256	CATV	00	99
MC6191	4 MHz	256	256	USA	02	83
MC6192	4 MHz	256	256	Japan	01	62
MC6193	4 MHz	64	256	CATV	02	59
MC6194	3 MHz	64	256	CATV	02	60
MC6195	4 MHz	256	256	CATV	00	59
MC6196	4 MHz	256	256	USA	02	83

#### CIRCUIT OPERATION

The MC6195 and MC6196 are phase-locked loop frequency synthesizer devices that are the nucleus of digital tuning systems for CATV and USA TV converters. As shown in Figure 4 and 5; the devices interface with a linear control chip, an ECL prescaler, LED display interfacing devices, and a minimum of external components. The following sections will explain the functions of the various blocks in the block diagram.

#### ON/OFF OPERATION

ON/OFF LATCH — The On/Off Latch stores the On/Off information that is either directly received at T-Rm (Pin 17) or received from a remote source at On-Rm (pin 18).

If On/Off information is to be directly received at T-Rm, the latch operates as follows: When T-Rm is taken to VSS (the direct-control mode) for at least two clock cycles (at AC, pin 14), the state of the On/Off Latch changes either from ON to OFF or from OFF to ON. In this mode of operation, On-Rm is the three-state output of the On/Off latch, and assumes the high-impedance state when the latch is toggled ON or the low-voltage level (VSS) when the latch is toggled OFF

If On/Off information is to be received at On-Rm from a remote source, the latch operates as follows: When T-Rm is taken to Vpp (the remote-control mode), On-Rm becomes the input from the remote-control unit. When taken to Vpp, On-Rm sets the On/Off Latch to the ON state. When taken to Vss, On-Rm sets the latch to the OFF state.

The relationship between T-Rm, On-Rm, and the state of the On/Off Latch are illustrated in the flowchart in Figure 1.

#### CHANNEL-SCAN OPERATION

UP/DOWN LATCH — The Up/Down Latch stores the channel-scan information that is received at Ch (pin 16), and controls the direction of count of the BCD Up/Down Counter. The operation of the channel-scan circuitry is shown in the following table:

Input Voltage Level (Ch)	Channel-Scan Direction
Low (≤0.4 V)	Down
High (≥4.0 V)	Up
High Impedance	No Scan

The input voltage level must be held for a minimum of two clock cycles to insure the desired up or down count. At reset, the latch is taken to the scan-up state.

BCD UP/DOWN COUNTER — The BCD Up/Down Counter counts in the range from 00 through 99 and supplies BCD information to the channel-display multiplexing circuitry and the channel ROM. The counter scans the channel at a rate of either one every 30, 8, or 1 clock cycle (2, 7.5, or 60 channels per second for a 60 Hz signal at AC, pin 14):

- 1) Invalid channels are scanned at a rate of one per clock cycle (60 channels per second for 60 Hz at AC).
- 2) Valid channels are scanned at a rate of one per 30 clock cycles (2 channels per second for 60 Hz at AC).
- 3) If the channel-scan key is depressed (i.e., Ch, pin 16, is taken either low or high) for more than 120 clock cycles, the valid channels are scanned at a rate of one per 8 clock cycles (7.5 channels per second for 60 Hz at AC).

The channel-scan function is shown in the flowchart in Figure 2. A list of the valid channels programmed into the MC6195 is given in Table 1; Table 2 is a list of valid channels programmed into the MC6196.

At reset, the counter is taken to zero. If, during scanning, the On/Off Latch is changed to the OFF state, the counter stops but maintains its present state.

**CLOCK** – The Clock provides timing for the BCD Up/Down Counter.


#### PHASE-LOCKED LOOP OPERATION

CHANNEL ROM — The Channel ROM is a 100- by 15-bit channel-conversion ROM, which converts the BCD channel number from the BCD Up/Down Counter into the preset code (for the 12-bit programmable divider) corresponding to the selected valid channel.

**12-BIT PROGRAMMABLE DIVIDER** — The 12-bit Programmable Divider divides the prescaled local oscillator frequency at f<sub>in</sub> (pin 20) by the programmed value supplied by the Channel ROM. The output of the divider goes to one in-



FIGURE 1 — FLOWCHART SHOWING THE RELATIONSHIP OF TMO, ONRM, AND THE STATE OF THE ON/OFF LATCH



Direct-Control Mode (On-Rm is the output exhibiting the state of the On/Off Latch)


Remote-Control Mode (On-Rm is the input controlling the state of the On/Off Latch)

TABLE 1 - FREQUENCY ASSIGNMENTS FOR THE MC6195

Chann	el Nos.	Osc Freq	Osc Freq	Divide No.	Divide No.	Ва	nd
Start	Stop	Start (MHz)	Delta (MHz)	Start	Delta	VH	VL
00	01	722	6	.361	3	1	1
02	04	668	6	334	3 ,	1	1
05	06	690	6	345	3	1	0 -
07	13	788	6	394	3	1	1
14	22	734	6	367	3	1	1
23	36	830	6	415	3	1	1
37.	53	914	6	457	3	0	1
54	59	686	6	343	3	0	1

TABLE 2 — FREQUENCY ASSIGNMENTS FOR THE MC6196

Channe	el Nos.	Osc. Freq.	Osc. Freq.	Divide No.	Divide No.	Ba	nd
Start	Stop	Start (MHz)	Delta (MHz)	Start	Delta	VL	VH
02	04	101	6	101	6	1	0
05	06	123	6	123	6	1	0
07	13	221	- 6	221	6	0	1
14	83	517	6	517	6	0	0



#### MC6195, MC6196

put of the Phase Detector, to be compared to the reference frequency.

**REFERENCE OSCILLATOR** — The Reference Oscillator circuit consists of an inverter and resistor internal to the device, and requires an external crystal. For critical applications, capacitors from Oscin and Oscout to ground can provide the crystal with the optimum capacitive load.

Depending upon the mask option chosen, either a 4 MHz or a 3.57954 MHz reference crystal may be used.

12-BIT PROGRAMMABLE REFERENCE DIVIDER — The 12-Bit Programmable Reference Divider divides the Reference Oscillator frequency by a number that has been programmed at the mask level. The output of the Reference Divider goes to one input of the Phase Detector, to act as the reference frequency.

PHASE DETECTOR — The Phase Detector compares the signal from the 12-bit Programmable Divider to the signal from the 12-Bit Programmable Reference Divider and gives an output that is the phase difference between the two signals. The output of the Phase Detector goes to the AFT Switch

#### AFT SWITCH OPERATION

The AFT Switch is controlled by the AFT input pin (pin 6). When AFT is open-circuit, the device is in the AFT mode. In this mode, PD (pin 5) becomes the output of the Phase Detector and supplies the tuning voltage to the external linear amplifier. Thus, the internal phase-locked loop circuitry forces the change to the desired channel. Then, when video coincidence is detected at the VC input (pin 7), receiver lock is indicated, and receiver control is switched to the external receiver AFT circuits.

In a typical application, the receiver AFT circuit is built into the system with a nominal reference voltage of 1.3 volts. The dynamic range should be  $\pm\,1.0$  volt from this nominal value with a positive voltage (referenced to 1.3 volts) for positive frequency error and a negative voltage for negative frequency error.

The external AFT circuit retains control until loss of video coincidence occurs or a channel change is begun. In the AFT mode, the phase-locked loop regains control by an internal pull-down circuit. Proper operation of this pull-down circuit requires the VC input to be current-limited to 200  $\mu$ A.

When the AFT input pin is taken to V $\S\S$ , the device is in the non-AFT mode, and PD (pin 5) is switched to a high-impedance state.

#### **DISPLAY SECTION**

**ZERO CROSSING DETECTOR** — The Zero Crossing Detector is a hysteresis gate with a threshold voltage of about 1 volt, and is used to multiplex the display LEDs.


DISPLAY MULTIPLEXER — The Display Multiplexer provides the BCD data to the A, B, C, and D output pins. When AC (pin 14) is high (VDD), the data outputs display the most significant digit of the channel number. When AC is low (VSS), the data outputs display the least significant digit. The display is blanked when the On/Off Latch is in the OFF state.

The Display Multiplexer has a sinking capability of 1.6 mA at 0.4 volts, and can interface with TTL and LSTTL logic.

#### START-UP AND POWER-ON RESET

When power is applied to the chip, reset is generated (See Figure 3). The BCD Up/Down Counter is reset and begins the channel-scan operation, stopping at the lowest valid channel. The display is blanked. When the input at T-Rm (pin 17) takes the On/Off Latch to either the ON state or the remote-control state, the display is activated and the lowest valid channel number is displayed.

FIGURE 3 - POWER-ON RESET EXTERNAL CIRCUIT



#### TEST MODE

If SS (pin 19) is forced high during the channel-scan operation. Test Mode is started.

#### PIN DESCRIPTIONS

#### VSS (PIN 1)

Vss is the negative power supply pin, usually ground.

#### Oscout (PIN 2)

Oscout is the output of the oscillator circuit.

#### Oscin (PIN 3)

Oscin is the input of the oscillator circuit.

#### Reset (PIN 4)

Reset is the input for power-on reset. It is normally fied to  $V_{DD}$  through a 0.1  $\mu f$  capacitor. (See Figure 3).

#### PD (PIN 5)

PD is the output of the phase detector.

#### AFT (PIN 6)

AFT is the AFT control input pin, which is either left opencircuited or tied to ground.

#### VC (PIN 7)

This is the video coincidence input from the linear amplifier. A high logic level (V<sub>DD</sub>) supplied to this pin indicates receiver lock.

#### VL (PIN 8)

VL is the VHF low-band output. It is an open-drain N-channel that can act only as a current sink. This output is accessed by the channel ROM and is normally used for band switching.

#### VH (PIN 9)

VH is the VHF high-band output. It is an open-drain N-channel that can act only as a current sink. This output is accessed by the channel ROM and is normally used for band switching.

#### A, B, C, D (PINS 13, 12, 11, 10)

These inputs normally are multiplexed BCD data outputs for channel display. They may, however, be used as inputs for presetting channel values.

The AC and Reset inputs are used to strobe in the preset channel data in the following manner:

1) The logical AND of  $\overline{AC}$  and Reset enables the preset of the MSD of the channel number.

2) The logical AND of AC and Reset enables the preset of the LSD of the channel number.

#### AC (PIN 14)

AC is the ac voltage input, which provides the internal system clock for the multiplexed data output pins and the channel scanning operation.

An internal clamp limits the voltage swing at this input to a value between -0.60 and 5 volts. If the input goes below ground, an internal diode clamps to, typically, -0.6 volts. A normal input to this pin is a 12 VRMS (17 V p-p sine wave), current limited with a series resistor to  $200~\mu\mathrm{A}$ . For the internal clamps to work properly, the input level must be current limited.

#### **VDD (PIN 15)**

V<sub>DD</sub> is the positive power supply pin, typically +5 volts.

#### Ch (PIN 16)

Ch is the three-state input pin that determines the direction of channel scan (scan up or scan down).

#### T-Rm (PIN 17)

Toggle or Remote Input — T-Rm is a three-state input pin that may either toggle the On/Off Latch or permit remote operation (See Figure 1). Normally, the pin is left in the high-impedance state and there is no On/Off operation.

#### On-Rm (PIN 18)

On-Rm is either the three-state output from the On/Off Latch or the input to the On/Off Latch from the remotecontrol receiver (See Figure 1).

#### SS (PIN 19)

SS is an open drain output that goes low during channel scanning. It is also used as an input for the LSI Test Mode.

#### fin (PIN 20)

 $f_{\text{in}}$  is the input pin that receives the prescaled local oscillator frequency. Internal circuitry provides dc bias to the  $f_{\text{in}}$  input so that the prescaled local oscillator frequency can be ac coupled. If this input is to be dc coupled, standard TTL input voltages are required for logic levels.

#### **APPLICATIONS**

A system constructed with the MC6195 PLL frequency synthesizer chip, a CATV up converter, and a minimum number of external components, is shown in Figure 4; a system using the MC6196 PLL, a linear control chip, and external components is shown in Figure 5.

MC2801 LINEAR CONTROL CHIP — This linear control chip integrates all the control circuits and regulators required in the system on a single chip.

The filter amplifier provides active filtering in the PLL network. The output of this amplifier, PD, drives the tuner varicap diodes. The non-inverting input of this amplifier, "Ni", is internally biased with the AFT reference voltage (1.3 volts) to simplify the external circuitry. This bias voltage, however, can be externally changed with a single resistor, if required.

À high-voltage regulator provides up to 34 volts for the filter amplifier

The coincidence output "CO", will go high when the video sync/signal (in video input, "VI") and the fly back pulse (in fly back input, "FI") are synchronized. "CO" detects channel lock.


The band-switch circuit decodes band-select information and provides constant-current output to an external transistor for band-switching operation. The decoding format is shown below:


VH Input	VL Input	Selected Band
0	0	UHF Band
1	.0	VHF High Band
0	1	VHF Low Band

The low-voltage regulator section provides a regulated 5 volts to the MC6196 and the other circuits, with current limiting capability. The output current rating is determined by the external series pass transistor.

MC12071 PRESCALER — The ECL prescaler may be used to count down the local oscillator frequency by 256 for UHF and VHF, to supply an incoming frequency of less than 4.1 MHz to the PLL programmable divider.

FIGURE 4 — CATV TUNING SYSTEM BLOCK DIAGRAM








# MC14046B

#### PHASE LOCKED LOOP

The MC14046B phase locked loop contains two phase comparators, a voltage-controlled oscillator (VCO), source follower, and zener diode. The comparators have two common signal inputs, PCAin and PCBin. Input PCAin can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1<sub>out</sub>, and maintains 900 phase shift at the center frequency between PCAin and PCBin signals (both at 50% duty cycle). Phase comparator 2 (with leading edge sensing logic) provides digital error signals, PC2<sub>OUT</sub> and LD, and maintains a 0° phase shift between PCAin and PCBin signals (duty cycle is immaterial). The linear VCO produces an output signal VCO<sub>OUT</sub> whose frequency is determined by the voltage of input VCOin and the capacitor and resistors connected to pins C1A, C1B, R1, and R2. The source-follower output SFout with an external resistor is used where the VCOin signal is needed but no loading can be tolerated. The inhibit input Inh, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage-to-frequency conversion and motor speed control.


- VCO Frequency = 1.4 MHz Typical @ VDD = 10 V
- VCO Frequency Drift with Temperature = 0.04%/OC Typical
   VDD = 10 V
- VCO Linearity = 1% Typical
- Quiescent Current = 5.0 nA/package typical @ 5 V
- Low Dynamic Power Dissipation  $-70~\mu W$  Typical @ f<sub>0</sub> = 10 kHz,  $V_{DD}$  = 5.0 V, R1 1.0 M $\Omega$ , R2 =  $\infty$ , RSF =  $\infty$
- Buffered Outputs Compatible with MHTL and Low-Power TTL
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 to 18 V
- Pin-for-Pin Replacement for CD4046B
- Phase Comparator 1 is an Exclusive Or Gate and is Duty Cycle Limited
- Phase Comparator 2 switches on Rising Edges and is not Duty Cycle Limited




#### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

PHASE LOCKED LOOP





#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Input Current, per Pin	lin	±10	mAdc
Operating Temperature Range — AL Device CL/CP Device	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (Voltages Referenced to Voc)

		VDD	Tic	w		25°C		Thigh*		-
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0		0.05		0	0.05		0.05	v
V <sub>in</sub> = V <sub>DD</sub> or 0		10		0.05	_	0	0.05	_	0.05	
		15	-	0.05		0	0.05	-	0.05	
"1" Level	· · · VOH	5.0	4.95		4.95	5.0	_	4.95	Austria.	V
V <sub>in</sub> = 0 or V <sub>DD</sub>		10	9.95		9.95	10		9.95		
		15	14.95		14.95	15	-	14.95	_	Ι.
nput Voltage# "0" Level	VIL									V
(V <sub>O</sub> = 4.5 or 0.5 V)		5.0	- 1	1.5	-	2.25	1.5	-	1.5	
(V <sub>O</sub> = 9.0 or 1.0 V)		10		3.0	10 - 1	4.50	3.0		3.0	
(V <sub>O</sub> = 13.5 or 1.5 V)		15	· ·	4.0	- "	6.75	4.0		4.0	100
"1" Level	VIH				4177 347	1.5	100	F 9.5	4-1 - To	V
(V <sub>O</sub> = 0.5 or 4.5 V)	<i>A</i>	5.0	3.5	- 55	3.5	2.75		3.5	17 4 1	
(V <sub>O</sub> = 1.0 or 9.0 V)		10	7.0	,	7.0	5.50		7.0		
(V <sub>O</sub> = 1.5 or 13.5 V)	1	15	11.0	, , , , ,	11.0	8.25	- , .	11.0		
Output Drive Current (AL Device)	lOH .			140				4 10 10		mA
(V <sub>OH</sub> = 2.5 V) Source	1	5.0	-1.2	-	-1.0	-1,7	-	-0.7		
(V <sub>OH</sub> = 4.6 V)		5.0	-0.25	-	-0.2	-0.36	-	-0.14		
(V <sub>OH</sub> = 9.5 V)		10	-0.62	-	-0.5	-0.9	-	-0.35	- ·	1
(V <sub>OH</sub> = 13.5 V)		15	-1.8		-1.5	-3.5		-1.1		
(V <sub>OL</sub> = 0.4 V) Sink	loL	5.0	0.64		0.51	0.88		0.36	- 1 - 1 - 1	mA
$(V_{OL} = 0.5 V)$		10	1.6	i –	1.3	2.25		0.9		1
$(V_{OL} = 1.5 V)$	2	15	4.2	- , ,	3.4	8.8		2.4	- /	
Output Drive Current (CL/CP Device)	ЮН		1							mA
(V <sub>OH</sub> = 2.5 V) Source		5.0	-1.0		-0.8	-1.7	'	-0.6		
(V <sub>OH</sub> = 4.6 V)		5.0	-0.2	-	-0.16	-0.36	-	-0.12	40 mm (4)	
(V <sub>OH</sub> = 9.5 V)		10	-0.5		-0.4	0.9		-0.3		1.
(V <sub>OH</sub> = 13.5 V)	- 1	15	-1.4	- 1, 1	-1.2	3.5	·	-1.0	_	
(V <sub>OL</sub> = 0.4 V) Sink	<sup>I</sup> OL	5.0	0.52	-	0.44	0.88	_	0.36	_	mA
(VOL = 0.5 V)		10	1.3		1.1	2.25	_	0.9	-	
$(V_{OL} = 1.5 V)$		15	3.6	-	3.0	8.8	-	2.4	- 1	1
nput Current (AL Device)	lin	15		± 0.1	-	±0.00001	±0.1	=	± 1.0	μА
nput Current (CL/CP Device)	lin	. 15		± 0.3	-	±0.00001	± 0.3		±1.0	μА
nput Capacitance	Cin	-	_	-	_	5.0,	7.5	N 1 − 1	1 . — 1 ° 1 (4)	pF
luiescent Current (AL Device)	IDD	5.0	-	5.0	-	0.005	5.0	-	150	μΑ
(Per Package) Inh = PCAin = VDD,		10	-	10	-	0.010	10	_	300	
Zener = VCO <sub>in</sub> = 0 V, PCB <sub>in</sub> = V <sub>DD</sub>		15	- 1	20	-	0.015	20	-	600	l
or 0 V, I <sub>out</sub> = 0 μA										
luiescent Current (CL/CP Device)	l DD	5.0		20	-	0.010	20	+ 75	150	μА
(Per Package) Inh = PCA <sub>in</sub> = V <sub>DD</sub> ,		10	-	40	-	0.020	40		300	1
Zener = VCO <sub>in</sub> = 0 V, PCB <sub>in</sub> = V <sub>DD</sub>	-	15		80		0.040	80	-	600	
or 0 V, I <sub>out</sub> = 0 μA										
otal Supply Current †	İΤ	5.0			IT = (1	.46 μA/kHz	) f + Ipp			μА
(Inh = "0", fo = 10 kHz, CL = 50 pF,		10			1 <sub>T</sub> = (2	.91 μA/kHz	) f + 100		-	
R1 = 1 MΩ, R2 = ∞, R <sub>SF</sub> = ∞, and	[	15			1 <sub>T</sub> = (4	.37 μA/kHz	) f + Ipn			
50% Duty Cycle)	. 1		1		100		- 50			l

#### <sup>†</sup>To Calculate Total Current in General:

$$\begin{split} &I_{T}\approx 2.2\times V_{DD} \cdot \left(\frac{VCO_{in}-1.65}{R1} + \frac{V_{DD}-1.35}{R2}\right)^{3/4} \quad + \quad 1.6\times \left(\frac{VCO_{in}-1.65}{RSF}\right)^{3/4} + 1\times 10^{-3} \cdot (C_{L}+9) \cdot V_{DD} \cdot f + \\ &1\times 10^{-1} \cdot V_{DD}^{2} \cdot \left(\frac{100 \cdot \% \cdot \text{Duty Cycle of PCA}_{in}}{100}\right) + I_{Q} \quad &\text{where: } I_{T} \text{ in } \mu\text{A, } C_{L} \text{ in pF, VCO}_{in}, V_{DD} \text{ in Vdc, f in KHz, and } \\ &R1, R2, R_{SF} \text{ in } M\Omega, C_{L} \text{ on } VCO_{out}. \end{split}$$

<sup>\*</sup>T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device. Thigh = +125°C for AL Device. +85°C for CL/CP Device.

<sup>#</sup>Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V<sub>DD</sub> = 5.0 Vdc 2.0 Vdc min @ V<sub>DD</sub> = 10 Vdc

<sup>2.5</sup> Vdc min @ V<sub>DD</sub> = 15 Vdc


### MC14046B

ELECTRICAL CHARACTERISTICS\* (C1 = 50 pF, TA = 25°C)

<u> </u>		1	Minimum			Maximum		
Characteristic	Symbol	V <sub>DD</sub> Vdc	AL Device	CL/CP Device	Typical All Types	AL Device	CL/CP Device	Units
Output Rise Time	tTLH	24 7 7	1.2%				760	ns
$t_{TLH} = (3.0 \text{ ns/pF}) C_{L} + 30 \text{ ns}$	1	5.0		-	180	350	400	
$^{t}TLH = (1.5 \text{ ns/pF}) C_1 + 15 \text{ ns}$		10			90	150	200	A
tTLH = (1.1 ns/pF) CL + 10 ns		15	-	-	65	110	160	100
Output Fall Time	<sup>t</sup> THL							ns
$t_{THL} = (1.5 \text{ ns/pF}) C_1 + 25 \text{ ns}$	'''-	5.0		,	100	175	200	
$t_{THL} = (0.75 \text{ ns/pF}) C_1 + 12.5 \text{ ns}$		10	l		50	75	100	
$t_{THL} = (0.55 \text{ ns/pF}) C_{L} + 9.5 \text{ ns}$	100	15	_	_	37	55	80	
PHASE COMPARATORS 1 and 2		1000				-		
Input Resistance – PCA <sub>in</sub>	Rin	5.0	1.0	1.0	2.0	_	-	MΩ
		10	0.2	0.2	0.4	_	-	1 .
		15	0.1	0.1	0.2	-	-	
- PCB <sub>in</sub>	Rin	15	150	15	1500	_		MΩ
Minimum Input Sensitivity	Vin	5.0	-	-	200	300	400	mV p-p
AC Coupled PCAin		10		-	400	600	800	
C series = 1000 pF, f = 50 kHz		15	- "	-	700	1050	1400	1
DC Coupled – PCA <sub>in</sub> , PCB <sub>in</sub>	_	5 to 15	140.00		See Noise	Immunity		
VOLTAGE CONTROLLED OSCILLATOR (VCO)			4 15					
Maximum Frequency	f <sub>max</sub>	5.0	0.50	0.35	0.70	- "	. – .	MHz
$(VCO_{in} = V_{DD}, C1 = 50 pF,$	1.	10	1.0	0.7	1.4	_	-	
R1 = 5 k $\Omega$ , and R2 = $\infty$ )	1.3	15	1.4	1.0	1.9	_		
Temperature - Frequency Stability	-	5.0		_	0.12	- (	_	%/°C
(R2 = ∞)	1	10	-,	- 1	0.04	-	1114	
		15		0	0.015	_	10	
Linearity (R2 = ∞)	-	ł		1.00			147 - 3	%
$(VCO_{in} = 2.50 \text{ V} \pm 0.30 \text{ V}, R1 \ge 10 \text{ k}\Omega)$	1	5.0			. 1	- '	W 1	1
$(VCO_{in} = 5.00 \text{ V} \pm 2.50 \text{ V}, R1 \ge 400 \text{ k}\Omega)$	1	10	-	-,	9991		1 -	100
$(VCO_{10} = 7.50 \text{ V} \pm 5.00 \text{ V}, R1 \ge 1000 \text{ k}\Omega)$		15	1-	-	1	1-1-1		1 2 1 2
Output Duty Cycle		5 to 15	- "		50	=		%
Input Resistance – VCO in	Rin	15	150	50	1500		L -	MΩ
SOURCE-FOLLOWER		,		,				
Offset Voltage		5.0	14 - 1		1.65	2.2	2.5	V
(VCO <sub>in</sub> minus SF <sub>out</sub> , R <sub>SF</sub> $>$ 500 k $\Omega$ )	1	10		-	1.65	2.2	2.5	
		15			1.65	2.2	2.5	
Linearity	-	50			0.4			%
$(VCO_{in} = 2.50 \text{ V} \pm 0.30 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$	1	5.0	3		0.1	-	-	
$(VCO_{in} = 5.00 \text{ V} \pm 2.50 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$		10	-	-	0.6	-		1
$(VCO_{in} = 7.50 \text{ V} \pm 5.00 \text{ V}, R_{SF} > 50 \text{ k}\Omega)$	1	15		-	0.8	L -		1
ZENER DIODE	·	T	0.7		1 70	7.2	77	T
Zener Voltage (I <sub>Z</sub> = 50 μA)	V <sub>Z</sub>		6.7	6.3	7.0	7.3	7.7	V
Dynamic Resistance (I <sub>Z</sub> = 1 mA)	RZ				100	L	L =	Ω
*The formula given is for the typical characteristics only.	100							

<sup>\*</sup>The formula given is for the typical characteristics only

FIGURE 1 -- PHASE COMPARATORS STATE DIAGRAMS




Refer to Waveforms in Figure 3.


#### FIGURE 2 - DESIGN INFORMATION

Characteristic	Using Phase Comparator 1	Using Phase Comparator 2						
No signal on input PCA <sub>in</sub> .	VCO in PLL system adjusts to center frequency (f <sub>0</sub> ).	VCO in PLL system adjusts to minimum frequency (f <sub>min</sub> ).						
Phase angle between PCA <sub>in</sub> and PCB <sub>in</sub> .	$90^{\circ}$ at center frequency (f <sub>0</sub> ), approaching $0^{\circ}$ and $180^{\circ}$ at ends of lock range (2f <sub>L</sub> ).	Always 0 <sup>0</sup> in lock (positive rising edges).						
Locks on harmonics of center frequency.	Yes	No						
Signal input noise rejection.	High	Low						
Lock frequency range (2f <sub>L</sub> ).		The frequency range of the input signal on which the loop will stay locked if it was nitially in lock. $2f_L = \text{full VCO}$ frequency range = $f_{\text{max}} - f_{\text{min}}$ .						
Capture frequency range (2f <sub>C</sub> ).	The frequency range of the input signal on which the loop will lock if it was initially out of lock.							
	Depends on low-pass filter characteristics (see Figure 3). $f_C \le f_L$	f <sub>C</sub> = f <sub>L</sub>						
Center frequency (f <sub>0</sub> ).	The frequency of VCO <sub>out</sub> , when VCO <sub>in</sub> = 1/2 V	DD						
VCO output frequency (f).  Note: These equations are intended to be a design guide. Since calculated component values may be in error by as much as a factor of 4, laboratory experimentation may be required for fixed designs. Part to part frequency variation with identical passive components is less than ±20%.	$f_{min} = \frac{1}{R_2(C_1 + 32 \text{ pF})} \qquad \text{(V}_{CO} \text{ input}$ $f_{max} = \frac{1}{R_1(C_1 + 32 \text{ pF})} + f_{min} \qquad \text{(V}_{CO} \text{ input}$ $\text{Where: } 10K < R_1 < 1M \\ 10K < R_2 < 1M \\ 100\text{pF} < C_1 < .01  \mu\text{F}$							

#### FIGURE 3 - GENERAL PHASE-LOCKED LOOP CONNECTIONS AND WAVEFORMS



#### Typical Low-Pass Filters



Sometimes R3 is split into two series resistors each R3 ÷ 2. A capacitor C<sub>C</sub> is then placed from the midpoint to ground. The value for CC should be such that the corner frequency of this network does not significantly affect  $\omega_0$ . In Figure B, the ratio of R3 to R4 sets the damping,  $R4 \approx (0.1)(R3)$  for optimum results.

#### LOW-PASS FILTER


N = Total division ratio in feedback loop Definitions:  $K\phi = V_{DD}/\pi$  for Phase Comparator 1  $K\phi = V_{DD}/4 \pi$  for Phase Comparator 2


2 π Δ f<u>∨CO</u>  $=\frac{2}{V_{DD}-2V}$ 

for a typical design  $\omega_{\rm n} \cong \frac{2 \pi f_{\rm r}}{10}$  (at phase detector input) ₹ ≅ 0.707

Filter A	Filter B
$\omega_n = \sqrt{\frac{K_{\phi}K_{VCO}}{NR_3C_2}}$	$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC_{2}(R_{3}+R_{4})}}$
$\xi = \frac{N\omega_n}{2K_{\phi}K_{VCO}}$	$\xi = 0.5 \ \omega_n (R_3 C_2 + \frac{N}{K_\phi K_V CO})$
$F(s) = \frac{1}{R_3 C_2 S + 1}$	$F(s) = \frac{R_3C_2S+1}{S(R_3C_2+R_4C_2)+1}$

#### Waveforms





Note: for further information, see:

- (1) F. Gardner, "Phase-Lock Techniques", John Wiley and Son, New York, 1966.
- (2) G. S. Moschytz, "Miniature RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.
- (3) Garth Nash, "Phase-Lock Loop Design Fundamentals", AN-535, Motorola Inc.



# MC14568B

#### PHASE COMPARATOR AND PROGRAMMABLE COUNTERS

The MC14568B consists of a phase comparator, a divide-by-4, 16, 64 or 100 counter and a programmable divide-by-N 4-bit binary counter (all positive-edge triggered) constructed with MOS P-channel and N-channel enhancement mode devices (complementary MOS) in a monolithic structure.


The MC14568B has been designed for use in conjunction with a programmable divide-by-N counter for frequency synthesizers and phaselocked loop applications requiring low power dissipation and/or high noise immunity.

This device can be used with both counters cascaded and the output of the second counter connected to the phase comparator (CTL high), or used independently of the programmable divide-by-N counter, for example cascaded with a MC14569B, MC14522B or MC14526B (CTL

- Quiescent Current = 5.0 nA typ/pkg @ 5 V
- Supply Voltage Range = 3.0 to 18 V
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Chip Complexity: 549 FETs or 137 Equivalent Gates

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	V
DC Input Current, per Pin	. lin	± 10	mΑ
Operating Temperature Range — AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C



#### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

PHASE COMPARATOR AND PROGRAMMABLE COUNTERS




CERAMIC PACKAGE **CASE 620** 

PSHEELY PLASTIC PACKAGE

**CASE 648** 

#### ORDERING INFORMATION




#### TRUTH TABLE

F Pin 10	G Pin 11	Division Ratio of Counter D1
0	0	4
0	. 1	16
1	0	64
1	1	100

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

The state of the s		V <sub>DD</sub>	T <sub>10</sub>	ow*		25°C	25°C T <sub>high</sub>		igh *	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	-	0.05	-	0	0.05	7	0.05	Vdc
V <sub>in</sub> V <sub>DD</sub> or 0	0.2	10	_	0.05		0	0.05		0.05	
	49.0	15		0.05	- 1	0	0.05		0.05	
"1" Level	Voн	5.0	4.95		4.95	5.0		4.95	100	Vdc
V <sub>in</sub> 0 or V <sub>DD</sub>	0	10	9.95		9.95	10		9.95		
		15	14.95		14.95	15		14.95	-	
Input Voltage#† "0" Level	VIL							F 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 pt. 1, 17.	Vdc
(VO 4.5 or 0.5 Vdc)		5.0		1.5	- '	2.25	1.5	-	1.5	
(VO 9.0 or 1.0 Vdc)		10	1	3.0		4.50	3.0		3.0	
(VO - 13.5 or 1.5 Vdc)	100	15	2 - 1	4.0		6.75	4.0		4.0	4.00
"1," Level	· V <sub>IH</sub>	17.00						10.00	100	
(VO - 0.5 or 4.5 Vdc)		5.0	3.5		3.5	2.75		3.5	-	Vdc
(V <sub>O</sub> - 1.0 or 9.0 Vdc)		10	7.0		7.0	5.50	-	7.0	a -440°	3. A M
(VO = 1.5 or 13.5 Vdc)	1.0	15	11.0	-	11.0	8.25		11.0		
Output Drive Current (AL Device)	ГОН							100 F 100 F	m, called	mAdd
(VOH 2.5 Vdc) Source		5.0	-1.2	_	-1.0	-1.7		-0.7		1 1 1
(V <sub>OH</sub> 4.6 Vdc)	1	5.0	-0.25	-	-0.2	-0.36	-	-0.14	-	1
(V <sub>OH</sub> = 9.5 Vdc)		. 10	-0.62		-0.5	-0.9		-0.35	-	
(V <sub>OH</sub> = 13.5 Vdc)		15	-1.8		-1.5	-3.5		-1.1		
(V <sub>OL</sub> = 0.4 Vdc) Sink	lOL	5.0	0.64	-	0.51	0.88		0.36	-	mAd
(V <sub>OL</sub> = 0.5 Vdc)		- 10	1.6	-	1.3	2.25	-	0.9	- '	
(V <sub>OL</sub> = 1.5 Vdc)		15	4.2		3.4	8.8	-	2.4		
Output Drive Current (CL/CP Device)	IOH					* *** · · · · · · · · · · · · · · · · ·	- '			mAdd
(V <sub>OH</sub> = 2.5 Vdc) Source		5.0	-1.0		-0.8	-1.7		-0.6		
(V <sub>OH</sub> = 4.6 Vdc)	3	5.0	-0.2	-	-0.16	-0.36	-	-0.12		
(V <sub>OH</sub> = 9.5 Vdc)		10	-0.5		· -0.4	-0.9	-	-0.3	-	
(V <sub>OH</sub> = 13.5 Vdc)	7	15	-1.4	-	1.2	3.5	-	-1.0	-	
(V <sub>OL</sub> = 0.4 Vdc) Sink	IOL	5.0	0.52	-	0.44	0.88	-	0.36		mAdd
(V <sub>OL</sub> = 0.5 Vdc)		10	1.3	-	1.1	2.25	-	0.9	-	l
(V <sub>OL</sub> = 1.5 Vdc)		15	3.6	· - ·	3.0	8.8		2.4		1.44
Input Current (AL Device)	l <sub>in</sub>	15		± 0.1	_	±0.00001	± 0.1		± 1.0	μAdo
Input Current (CL/CP Device)	liń	15	-	± 0.3	-	±0.00001	± 0.3	_	± 1.0	μAdo
Input Capacitance	Cin			-	ī —	5.0	7.5	_	-	pF
Quiescent Current (AL Device)	l <sub>DD</sub>	5.0	-	5.0	_	0.005	5.0	_	150	μAdo
(Per Package) V <sub>in</sub> =0 or V <sub>DD</sub> ,	טט	10	. –	10	_	0.010	10		300	
$I_{Out} = 0 \mu A$		15		20 -	-	0.015	20		600	
Oujescent Current (CL/CP Device)	1DD	5.0	-	20	2.2	0.005	20	- "	150	μAdd
(Per Package) V <sub>in</sub> = 0 or V <sub>DD</sub> ,		10		40	- "	0.010	40		300	
$I_{out} = 0 \mu A$		15	_	80	-	0.015	80		600	
Total Supply Current**1	١ <sub>T</sub>	5.0			IT = (0	.2 µA/kHz)	f + Inn			μAde
(Dynamic plus Quiescent,		10				.4 μA/kHz)				
Per Package)		15				.9 μA/kHz)				
(CL 50 pF on all outputs, all	L 8		1:			,	טט			
buffers switching)						- 641				
Three-State Leakage Current, Pins 1, 13 (AL Device)	İTL	15	. <u> </u>	± 0.1	_	± 0.00001	± 0.1	-	± 3.0	μAd
Fhree-State Leakage Current, Pins 1, 13 (CL/CP Devices)	ITL	15	-	± 1.0	-	±0.00001	± 1.0	· : · · ·	± 7.5	μAd

#### PIN ASSIGNMENT



<sup>\*</sup>T<sub>low</sub> -55°C for AL Device, -40°C for CL/CP Device.
T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.
"Noise immunity specified for worst-case input combination.
Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V<sub>DD</sub> = 5.0 Vdc

<sup>2.0</sup> Vdc min @ V<sub>DD</sub> = 10 Vdc

<sup>2.5</sup> Vdc min @ V<sub>DD</sub> = 15 Vdc

<sup>†</sup>To calculate total supply current at loads other than 50 pF:

IT(C<sub>L</sub>) = IT(50 pF) + 1 x 10<sup>-3</sup> (C<sub>L</sub> -50) V<sub>DD</sub>f

where: IT is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in Vdc, and f in kHz is input frequency.

\*The formulas given are for the typical characteristics only at 25°C.

 $<sup>\</sup>dagger$ Pin 15 is connected to VSS or VDD for input voltage test.

#### SWITCHING CHARACTERISTICS (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25 °C)

SWITCHING CHARACTERISTICS (CL = 50 pr., TA = 25. C)						
Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Output Rise Time	tTLH	5.0		180	360	ns
		10	– .	90	180	
The state of the s		15		65	130	
Output Fall Time	tTHL	5.0	· ·	100	200	ns
		10	- 14	50	100	
the state of the s		15		40	80	
Minimum Pulse Width, C1, Q1/C2, or PCin Input	twh	5.0	- ,	125	250	ns
	1	10	-	60	120	
		15		45	90	
Maximum Clock Rise and Fall Time,	tTLH,	5.0	15	-,		μS
C1, Q1/C2, or PCin Input	tTHL	10	15		, <del>-</del>	
		15	15			
PHASE COMPARATOR						
Input Resistance	Rin	5.0 to 15		106		MΩ
Input Sensitivity, dc Coupled	_	5.0 to 15		See Inpu	t Voltage	to the
Turn-Off Delay Time,	tphL	5.0		550	1100	ns
PCout and LD Outputs	The state of the s	10	_	195	390	100
7 Court and Est Carpato		15	-	120	240	100
Turn-On Delay Time,	t <sub>PHL</sub>	5.0	_	675	1350	ns
PCout and LD Outputs	AHL	10		300	600	
1 Cout and ED Outputs		15	. * <u>*</u> *	190	380	
DIVIDE-BY-4, 16, 64 OR 100 COUNTER (D1)		<b>-</b>				1.10
Maximum Clock Pulse Frequency	fcl					MHz
Division Ratio = 4, 64 or 100	, CI	5.0	3.0	6.0	42	
Division nation, and the		10	8.0	16	_	
		15	10	22	-	
Division Ratio = 16	The state of	5.0	1.0	2.5		
Bivision riduo- 10		10	3.0	6.3		
		15	5.0	9.7		
Propagation Delay Time, Q1/C2 Output	tPLH,					ns .
Division Ratio = 4, 64 or 100	tPHL	5.0	_	450	900	
	1 1 1 1 1 1 1 1	10	- 1	190	380	
		15		130	260	
Division Ratio = 16		5.0		720	1440	
		10	11-	300	600	1.0
	1.5	. 15	_	200	400	
PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (D2)						
Maximum Clock Pulse Frequency	fcl	5.0	1.2	1.8	10.00	MHz
(Figure 3a)		10	3.0	8.5	_ ^ ÷	la Librar
		15	4.0	12		1,1
Turn-On Delay Time, "0" Output	tPLH	5.0		450	900	ns
(Figure 3a)		10	-	190	380	1.1.47.7
	1.	15	į :-	130	260	
Turn-Off Delay Time, "0" Output	tPHL.	5.0	_	225	450	ns
(Figure 3a)		10		85	170	
		15	-	60	150	
Minimum Preset Enable Pulse Width	tWH(PE)	5.0	_	75	250	ns
		10	_	40	100	
		15	_	30	75	

# SWITCHING TIME TEST CIRCUITS AND WAVEFORMS FIGURE 1 – PHASE COMPARATOR






FIGURE 2 - COUNTER D1







#### FIGURE 3 - COUNTER D2


b.

a.







PVDD




Typical Maximum Frequency Divider D1 Division ratios: 4, 64 or 100 (CL = 50 pF)



Typical Maximum Frequency Divider D1 Division ratio: 16 (CL = 50 pF)



Typical Maximum Frequency Divider D2 Division ratio: 2 (CL = 50 pF)



#### **OPERATING CHARACTERISTICS**

The MC14568B contains a phase comparator, a fixed divider ( $\div$  4,  $\div$  16,  $\div$  64,  $\div$  100) and a programmable divide-by-N 4-bit counter.

#### PHASE COMPARATOR


The phase comparator is a positive edge controlled logic circuit. It essentially consists of four flip-flops and an output pair of MOS transistors. Only one of its inputs (PC<sub>in</sub>, pin 14) is accessible externally. The second is connected to the output of one of the two counters D1 or D2 (see block diagram).

Duty cycles of both input signals (at A and B) need not be taken into consideration since the comparator responds to leading edges only.

If both input signals have identical frequencies but different phases, with signal A (pin 14) leading signal B (Ref.), the comparator output will be high for the time equal to the phase difference.

If signal A lags signal B, the output will be low for the same time. In between, the output will be in a three-state condition and the voltage on the capacitor of an RC filter normally connected at this point will have some intermediate value (see Figure 4). When used in a phase locked loop, this value will adjust the Voltage Controlled Oscillator frequency by reducing the phase difference between the reference signal and the divided VCO frequency to zero.

FIGURE 4 - PHASE COMPARATOR WAVEFORMS



If the input signals have different frequencies, the output signal will be high when signal B has a lower frequency than signal A, and low otherwise.

Under the same conditions of frequency difference, the output will vary between VOH (or VOL) and some intermediate value until the frequencies of both signals are equal and their phase difference equal to zero, i.e. until locked condition is obtained.

Capture and lock range will be determined by the VCO frequency range. The comparator is provided with a lock indicator output, which will stay at logic 1 in locked conditions.


The state diagram (Figure 5) depicts the internal state transitions. It assumes that only one transition on either signal occurs at any time. It shows that a change of the output state is always associated with a positive transition of either signal. For a negative transition, the output does not change state. A positive transition may not cause the output to change; this happens when the signals have different frequencies.

#### **DIVIDE BY 4. 16. 64 OR 100 COUNTER (D1)**

This counter is able to work at an input frequency of 5 MHz for a VDD value of 10 volts over the standard temperature range when dividing by 4, 64 and 100. Programming is accomplished by use of inputs F and G (pins 10 and 11) according to the truth table shown. Connecting the Control input (CTL, pin 15) to VDD allows cascading this counter with the programmable divide-by-N counter provided in the same package. Independent operation is obtained when the Control input is connected to VSS.

The different division ratios have been chosen to generate the reference frequences corresponding to the channel spacings normally required in frequency synthesizer applications. For example, with the division ratio 100 and a 5 MHz crystal stabilized source a reference frequency of 50 kHz is supplied to the comparator. The lower division ratios permit operation with low frequency crystals.

FIGURE 5 – PHASE COMPARATOR
STATE DIAGRAM



#### MC14568B

If used in cascade with the programmable divide-by-N counter, practically all usual reference frequencies, or channel spacings of 25, 20, 12.5, 10, 6.25 kHz, etc. are easily achievable.

# PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (D2)

This counter is programmable by using inputs Dpo ...

Dp<sub>3</sub> (pins 7 . . . 4). The Preset Enable input enables the parallel preset inputs Dp<sub>0</sub> . . . Dp<sub>3</sub>. The "0" output must be externally connected to the PE input for single stage applications. Since there is not a cascade feedback input, this counter, when cascaded, must be used as the most significant digit. Because of this, it can be cascaded with binary counters as well as with BCD counters (MC14569B, MC14522B, MC14526B).

#### TYPICAL APPLICATIONS

FIGURE 6 - CASCADING MC14568B AND MC14522B OR MC14526B WITH MC14569B






FIGURE 7 — FREQUENCY SYNTHESIZER WITH MC14568B and MC14569B USING A MIXER (Channel Spacing 10 kHz)



# FIGURE 8 - FREQUENCY SYNTHESIZER USING MC14568B, MC14569B AND MC14522B (Without Mixer)



Divide ratio = 160N<sub>1</sub> + 16N<sub>2</sub> + N<sub>3</sub>

Example:

 $f_{out} = N_1 (MHz) + N_2 (x100 kHz) + N_3 (x25 kHz)$ 


Frequency range = 5 MHz

Channel spacing = 25 kHz

Reference frequency = 6.25 kHz

Figures shown in parenthesis refer to example.

FIGURE 9 - TYPICAL 23-CHANNEL CB FREQUENCY SYNTHESIZER FOR DOUBLE CONVERSION TRANSCEIVERS



# MC145104 MC145107 MC145109 MC145112

#### PLL FREQUENCY SYNTHESIZERS


The MC145104, MC145107, MC145109, and MC145112 are phase locked loop (PLL) frequency synthesizer parts constructed with CMOS devices on a single monolithic structure. These synthesizers find applications in such areas as CB and FM transceivers. The device contains an oscillator/amplifier, a 210 or 211 divider chain for the oscillator signal, a programmable divider chain for the input signal and a phase detector. The MC145104/5112 have circuitry for a 10.24 MHz oscillator or may operate with an external signal. The MC145107/5109 require the external reference signal. Several of the circuits provide a 5.12 MHz output signal, which can be used for frequency tripling. A 29 (MC145109/5112) or 28 (MC145104/5107) programmable divider divides the input signal frequency for channel selection. The inputs to the programmable divider are standard ground-to-supply binary signals. Pulldown resistors on these inputs normally set these inputs to ground enabling these programmable inputs to be controlled from a mechanical switch or electronic circuitry.

The phase detector may control a VCO and yields a high level signal when input frequency is low, and a low level signal when input frequency is high. An out of lock signal provided from the on-chip lock detector with a "0" level for the out of lock condition.

- Single Power Supply
- Wide Supply Range: 4.5 to 12 V
- 16 or 18 Pin Plastic Packages
- 10.24 MHz Oscillator on Chil
- 5.12 MHz Output
- Programmable Division Binary Input Selects up to 29
- On-Chip Pull Down Resistors on Programmable Divider Inputs
- Selectable Reference Divider, 210 or 211

#### **CMOS MSI**

(LOW-POWER COMPLEMENT/ARY MOS) PLL FREQUENCY SYNTHESIZERS



PLASTIC PACKAGE **CASE 648** 



ASTIC PACKA-GE CASE 707

## NOT RECOMMENDED FOR NEW DESIGNS PRODUCT BEING PHASED OUT

Closest equivalent is the MC145106

This device contains circultry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in})$  or  $v_{out} \leq v_{DD}$ 



# MC145106

#### PLL FREQUENCY SYNTHESIZER

The MC145106 is a phase locked loop (PLL) frequency synthesizer constructed in CMOS on a single monolithic structure. This synthesizer finds applications in such areas as CB and FM transceivers. The device contains an oscillator/amplifier, a 210 or 211 divider chain for the oscillator signal, a programmable divider chain for the input signal and a phase detector. The MC145106 has circuitry for a 10.24 MHz oscillator or may operate with an external signal. The circuit provides a 5.12 MHz output signal, which can be used for frequency tripling. A 29 programmable divider divides the input signal frequency for channel selection. The inputs to the programmable divider are standard ground-to-supply binary signals. Pull-down resistors on these inputs normally set these inputs to ground enabling these programmable inputs to be controlled from a mechanical switch or electronic circuitry.

The phase detector may control a VCO and yields a high level signal when input frequency is low, and a low level signal when input frequency is high. An out of lock signal is provided from the on-chip lock detector with a "0" level for the out of lock condition.

- Single Power Supply
- Wide Supply Range: 4.5 to 12 V
- Provision for 10.24 MHz Crystal Oscillator
- 5.12 MHz Output
- Programmable Division Binary Input Selects up to 29
- On-Chip Pull Down Resistors on Programmable Divider Inputs
- Selectable Reference Divider, 210 or 211 (including + 2)
- Three-State Phase Detector
- Pin-for-Pin Replacement for MM55106, MM55116
- Chip Complexity: 880 FETs or 220 Equivalent Gates

# Divide by N Counter 2<sup>9</sup> – 1 17 16 15 14 13 12 11 10 9 PO P1 P2 P3 P4 P5 P6 P7 P8 VDD Pin 1 VSS Pin 18

#### **CMOS MSI**


(LOW-POWER COMPLEMENTARY MOS)

PLL FREQUENCY SYNTHESIZER



P SUFFIX PLASTIC PACKAGE CASE 707

#### PIN ASSIGNMENT



MAXIMUM RATINGS (Voltages referenced to Vss)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +12	V
Input Voltage, All Inputs	V <sub>in</sub>	$-0.5$ to $V_{DD} + 0.5$	٧
DC Input Current, per Pin	1	± 10	mΑ
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	Tstq	- 65 to + 150	°C

#### **ELECTRICAL CHARACTERISTICS**

(TA = 25°C Unless Otherwise Stated, Voltages Referenced to VSS)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

				V <sub>DD</sub>		All Type:	3	4
Characteristic			Symbol	Vdc	Min	Тур	Max	Unit
Power Supply Voltage Range			V <sub>DD</sub>	a – a	4.5	-	12	. V
Supply Current	-		IDD	5.0	-	6.	10	mΑ
				10		20	35	
· · · · · · · · · · · · · · · · · · ·			ļ	12	- 0	. 28	50	
Input Voltage		"0" Level	VIL	5.0			1.5	V
				10 12		_	3.0	
			<del></del>				3.0	
		"1" Level	VIH	5.0 10	3.5 7.0	- :	1 1	
				12.	8.4			
Input Current	<del></del>	"0" Level	lin	5.0	-5.0	- 20	- 50	μΑ
(FS, Pull-up Resistor Source Current)		C LOVOI	l 'in	10	- 15	- 60	- 150	, p.,
Wey have approposition of the control of the contro				12	- 20	- 80	- 200	
(P0 to P8)				5.0		- , ,	1-0.3	
				10		- 1	-0.3	
				12		_ `	-0.3	
(FS)		"1" Level		5.0	-		0.3	
				10	- 1		0.3	
100 - 00 0 11   0 1   0 1   0 1				5.0	7.5	30	0.3 75	
(P0 to P8, Pull-down Resistor Sink Current)				10	22.5	90	225	
				12	30	120	300	
(Osc <sub>in</sub> ,f <sub>in</sub> )		"0" Level	12	5.0	-2.0	-6.0	- 15°	
(Oscin,1in)		0 Level		10	-6.0	- 0.0 - 25	- 62	
			Ì	12	-9.0	- 37	- 92	
(Osc <sub>in</sub> ,f <sub>in</sub> )		"1" Level		5.0	2.0	6.0	15	
				10	6.0	25	62	
				12	9.0	37	92	
Output Drive Current			ЮН	100			-	mΑ
$V_0 = 4.5 \text{ V}$		Source		5.0	-0.7	-1.4	-	
$(V_0 = 9.5 \text{ V})$				10	-1.1	-2.2		
$(V_0 = 11.5 \text{ V})$				12	- 1.5	- 3.0		
$(V_0 = 0.5 \text{ V})$		Sink	IOL	5.0	0.9	1.8	ı —	
(V <sub>O</sub> = 0.5 V) (V <sub>O</sub> = 0.5 V)				10 12	1.4 2.0	2.8 4.0	_	
Input Amplitude			<del>  </del>	12	2.0	4.0		Vp-p
(f <sub>in</sub> @ 4.0 MHz)				ŀ	1.0	0.2		Sine
(Osc <sub>in</sub> @10.24 MHz)				e	1.5	0.3		Ollic
Input Resistance			R <sub>in</sub>					MΩ
(Osc <sub>in</sub> ,f <sub>in</sub> )			1	5.0	_	1.0	_	
y				10		0.5	"	
				12			. –	
Input Capacitance			Cin	1				рF
(Osc <sub>in</sub> ,f <sub>in</sub> )						6.0		-
Three State Leakage Current			loz					μА
(φ Det <sub>out</sub> )				5.0	-	-	1.0	
				10 12	-	_	1.0 1.0	
								NALL.
Input Frequency (-40°C to +85°C)			fin	4.5 12	0	_	4.0 4.0	MHz
			000		0.1			MHz
Oscillator Frequency (-40°C to +85°C)			Oscin	4.5 12	0.1	_	10.24 10.24	IVIHZ
1 TO C 10 T 00 C/				12	0.1		10.24	

### TYPICAL CHARACTERISTICS

FIGURE 1 — MAXIMUM DIVIDER INPUT FREQUENCY versus SUPPLY VOLTAGE





FIGURE 2 – MAXIMUM OSCILLATOR INPUT FREQUENCY versus SUPPLY VOLTAGE



**TRUTH TABLE** 

			Se	lectio	on				
P8	P7	P6	P5	P4	Р3	P2	P1	PO	Divide By N
0	0	0	0	0	0	0	0	0	2 (Note 1)
0	0	0	0	0	0	0	0	1	3 (Note 1)
0	0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	0	- 1	1	3
0	0	0	0	0	0	1	0	0	4
						١.,			
					٠ - ا				
	1 : 1			٠.					
0	1	. 1	1	1	1	1	1	1	255
	•	- 1		.	.	.			
:	- : 1	: 1	:	- :	: 1				
1	1	1	1	1	1	1	1	1	511

- 1: Voltage level = V<sub>DD</sub>
- 0: Voltage level = 0 or open circuit input

Note 1: The binary setting of 00000000 and 00000001 on P8 to P0 results in a 2 and 3 division which is not in the  $2^N$ -1 sequence. When pin is not connected the logic signal on that pin can be treated as a "0".

### PIN DESCRIPTIONS

P0 – P8 – Programmable divider inputs (binary)

fin – Frequency input to programmable divider (derived from VCO)

Oscin - Oscillator/amplifier input terminal

Oscout - Oscillator/amplifier output terminal

LD – Lock detector, high when loop is locked, pulses low when out of lock.

Φ Det<sub>out</sub> – Signal for control of external VCO, output high when f<sub>in</sub>/N is less than the reference frequency; output low when f<sub>in</sub>/N is greater than the reference frequency. Reference frequency is the divided down oscillatorinput frequency typically 5.0 or 10 kHz.

FS – Reference Oscillator Frequency Division Select. When using 10.24 MHz Osc frequency, this control selects 10 kHz, a "0" selects 5.0 kHz.

÷2<sub>out</sub> — Reference Osc frequency divided by 2 output; when using 10.24 MHz Osc frequency, this output is 5.12 MHz for frequency tripling applications.

V<sub>DD</sub> - Positive power supply

VSS - Ground

### PLL SYNTHESIZER APPLICATIONS

The MC145106 is well suited for applications in CB radios because of the channelized frequency requirements. A typical 40 channel CB transceiver synthesizer, using a single crystal reference, is shown in Figure 3 for receiver IF values of 10.695 MHz and 455 kHz.


In addition to applications in CB radios, the MC145106 can be used as a synthesizer for several other systems. Various frequency spectrums can be achieved through the use of proper offset, prescaling and loop programming techniques. In general, 300-400 channels can be synthesized using a single loop, with many additional channels available when multiple loop approaches are employed. Figures 4 and 5 are examples of some possibilities.

In the aircraft synthesizer of Figure 5, the VHF loop (top) will provide a 50 kHz, 360 channel system with 10.7 MHz R/T offset when only the 11.0500 MHz (transmit) and 12.1200 MHz (receive) frequencies are provided to mixer #1.


When these signals are provided with crystal oscillators, the result is a three crystal, 360 channel, 50 kHz step synthesizer. When using the offset loop (bottom) in Figure 5 to provide the indicated injection frequencies for mixer #1 (two for transmit and two for receive) 360 additional channels are possible. This results in a 720 channel, 25 kHz step synthesizer which requires only two crystals and provides R/T offset capability. The receive offset value is determined by the 11.31 MHz crystal frequency and is 10.7 MHz for the example.

The VHF marine synthesizer in Figure 4 depicts a single loop approach for FM transeivers. The VCO operates on frequency during transmit and is offset downward during receive. The offset corresponds to the receiver IF (10.7 MHz) for channels having identical receive/transmit frequencies (simplex), and is (10.7 – 4.6 = 6.1) MHz for duplex channels. Carrier modulation is introduced in the loop during transmit.

FIGURE 3 — SINGLE CRYSTAL CB SYNTHESIZER FEATURING ON-FREQUENCY VCO DURING TRANSMIT



### FIGURE 4 - VHF MARINE TRANSCEIVER SYNTHESIZER




### NOTES:

- Receiver IF = 10.7 MHz
- Low Side Injection
- Duplex Offset = 4.6 MHz
- Step Size 25 kHz
- Frequencies in MHz unless noted
- Values in Parentheses are for a 5.0 kHz Reference Frequency
- Example Frequencies for Channel 28 Shown by \*

#Can be eliminated by adding 184 to ÷ N for Duplex Channels.

FIGURE 5 - VHF AIRCRAFT 720 CHANNEL TWO CRYSTAL FREQUENCY SYNTHESIZER





## MC145143


### PLL FREQUENCY SYNTHESIZER

The MC145143 is a phase locked loop building block variation of the MC145106/MC145112 family. The device contains the oscillator circuitry required to operate with fundamental mode crystals to 10.24 MHz. The oscillator circuitry is connected to the phase detector through a divide-by-16 and a 29-1 divide-by-N counter. The reference oscillator can be divided in steps of 16 between 32 and 8176 before interfacing with the phase detector. The external input to the phase detector requires a VSS to VDD signal and forces the phase-detector output high if higher in frequency than the output of the divide-by-N counter. An out-of-lock signal is provided from the on-chip lock detector with a "O" level for an out-of-lock condition.

- Operation to 25 MHz
- 4.5 to 12 V Operation
- Programmable Reference Divisions from 32 to 8176 (16×2 to 16×511)
- Three-State Phase Detection
- On-Chip Lock Detection


### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)
PLL
FREQUENCY SYNTHESIZER



# NOT RECOMMENDED FOR NEW DESIGNS PRODUCT BEING PHASED OUT

Closest equivalent is the MC145106



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS: (Vin or Vout) of VDD.



### MC145144

#### 4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER

The MC145144 is one of a family of LSI PLL frequency synthesizer parts from Motorola CMOS. The family includes devices having serial, parallel and 4-bit data bus programmable inputs. Options include single-or dual-modulus capability, transmit/receive offsets, choice of phase detector types and choice of reference divider integer values.


The MC145144 is programmed by a 4-bit input, with strobe and address lines. The device features consist of a reference oscillator, programmable reference divider, digital-phase detector, programmable divide-by-N counter and the necessary latch circuitry for accepting the 4-bit input data. When combined with a loop filter and VCO, the MC145144 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed divide prescaler can be used between the VCO and MC145144.

- Tailored for TV Tuning Applications
- Low Power Drain
- 3.0 to 9.0 Vdc Supply Range
- >30 MHz Typical Input Capability @5 Vdc
- Programmable Reference Divider for Values Between 3584 and 3839
- On- or Off-Chip Reference Oscillator Operation
- Single Modulus 4-Bit Data Bus Programming
- + N Range = 4 to 4092 in Steps of Eight
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Pin-for-Pin Compatible with the MN6044

### **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER



# NOT RECOMMENDED FOR NEW DESIGNS PRODUCT BEING PHASED OUT

Closest equivalent is the MC145145-1



### MC145145-1

### **Advance Information**

#### 4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER

The MC145145-1 is programmed by a 4-bit input, with strobe and address lines. The device features consist of a reference oscillator, 12-bit programmable reference divider, digital-phase detector, 14-bit programmable divide-by-N counter and the necessary latch circuitry for accepting the 4-bit input data. When combined with a loop filter and VCO, the MC145145-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed divide prescaler can be used between the VCO and MC145145-1.

The MC145145-1 offers improved performance over the MC145145. The ac characteristics have been improved and the input current requirements have been modified.

General Purpose Applications:

CATV

TV Tuning

AM/FM Radios


Scanning Receivers Two Way Radios Amateur Radio


- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Single Modulus 4-Bit Data Bus Programming
- ÷ R Range = 3 to 4095
- + N Range = 3 to 16383
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single Ended (Three State) Double Ended

### HIGH-PERFORMANCE **CMOS**

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER





This document contains information on a new product. Specifications and information herein

### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	- 0.5 to + 10	V .
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	V
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	mA
PD	Power Dissipation, per Packaget	500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. †Power Dissipation Temperature Derating:

Plastic "P" Package: -12 mW/°C from 65°C to 85°C Ceramic "L" Package: No derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V<sub>in</sub> and Vout be constrained to the range

VSS≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)


			-4	0°C	25°C			85	°C .	
Characteristic	Symbol	V <sub>DD</sub>	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	V <sub>DD</sub>	_	3	.9	. 3		9	3	9	V ,
Output Voltage 0 Level	VOL	3	-	0.05	_	0.001	0.05		0.05	V
V <sub>in</sub> =0 V or V <sub>DD</sub>	V 12	- 5	-	0.05	_	0.001	0.05	-	0.05	}
l <sub>out</sub> ≈0 μA		9	:	0.05	, -	0.001	0.05		0.05	
1 Level	VOH	3	2.95	-	2.95	2.999	<b>.</b>	2.95		
		5	4.95	. –	4.95	4.999	-	4.95		
The state of the s	Det .	9	8.95	-	8.95	8.999		8.95		14. 14.
Input Voltage 0 Level	, V <sub>IL</sub>	3	-	0.9	-	1.35	0.9	- 1	0.9	· V
V <sub>out</sub> = 0.5 V or V <sub>DD</sub> - 0.5 V		5		1.5	-	2.25	1.5		1.5	
(All Outputs Except OSCout)		: 9		2.7	_	4.05	2.7	T	. 2.7	/ L
1 Level	VIH	: 3	2.1	-	2.1	1.65	-	2.1	0,2-1	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		5	3.5	-	3.5	2.75	-,,,	3.5		9
		9	6.3	-	6.3	4.95	-	6.3	_	
Output Current	ЮН							(17. de 1		mA
V <sub>out</sub> = 2.7 V Source		3	-0.44	-	- 0.35	- 1.0°	_	-0.22		1
V <sub>out</sub> = 4.6 V	1	5	- 0.64	-	0.51	- 1.2	- "	- 0.36	-, ,	
V <sub>out</sub> = 8.5 V		9	- 1.30	-	1.00	- 2.0		- 0,70		100
V <sub>out</sub> =0.3 V Sink	loL	- 3	0.44		0.35	1.0	-	0.22		
V <sub>out</sub> = 0.4 V		5	0.64	-	0.51	1.2		0.36	-	
V <sub>out</sub> = 0.5 V		9	1.30	_	1.00	2.0	-	0.70	-	
Input Current — Other Inputs	lin	9		± 0.3		$\pm 0.00001$	± 0.1	_	± 1.0	μΑ
Input Current - fin, OSCin	lin	9	-	± 50	_	± 10	± 25	-	± 22	μΑ
Input Capacitance	C <sub>in</sub>	-		10	-	6	10	-	10	рF
3-State Output Capacitance -	C <sub>out</sub>	_		10	_	6	10	. –	10	pF
PDout	V			100	1000	· ·				
Quiescent Current	lDD	3		800	_	200	800		1600	μА
V <sub>in</sub> =0 V or V <sub>DD</sub>		5	-1.1	1200	_	300	1200	_	2400	
$I_{out} = 0 \mu A$		. 9	-	1600	-	400	1600	-	3200	
3-State Leakage Current - PDout	loz	9		± 0.3		±0.0001	± 0.1		± 3.0	μΑ
V <sub>out</sub> =0 V or 9 V						1				


### MC145145-1


### SWITCHING CHARACTERISTICS (T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise and Fall Time (Figures 1 and 6)	tTLH,	3		60	140	ns
t territoriation de la companie de la companie de la companie de la companie de la companie de la companie de Companie de la companie THL	.5 9	- -	40 30	80 60	ar e	
Setup Times Data to ST (Figure 2)	t <sub>SU</sub>	3 5 9	10 10 10	0 0 0	<u> </u>	ns
Address to ST (Figure 2)	e e age	3 5 9	80 50 30	60 30 18		
Hold Times Data to Strobe (Figure 2)	t <sub>h</sub>	3 5 9	25 20 15	10 10 10		ns
Address to Strobe (Figure 2)		3 5 9	35 25 20	15 10 10		
Output Pulse Width $ \phi_R, \ \phi_V \ \text{with } f_R \ \text{in} $ Phase with $f_V \ \text{(Figures 3 and 6)} $	twφ	3 5 9	25 20 10	100 60 40	175 100 70	ns
Input Rise and Fall Times OSC <sub>in</sub> , f <sub>in</sub> (Figure 4)	t <sub>r</sub> , t <sub>f</sub>	3 5 9	- - -	20 5 2	5 2 0.5	μS
Input Pulse Width ST (Figure 5)	t <sub>w</sub>	3 5 9	40 35 25	30 20 15		ns


GRAPH 1 - OSC $_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE








GRAPH 2 — OSC<sub>in</sub> AND f<sub>in</sub> MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS





<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

#### PIN DESCRIPTIONS

**DATA INPUTS (Pins 2, 1, 18, 17)** — Information at these inputs is transferred to the internal latches when the ST input is in the high state. Pin 17 (D3) is most significant.

 $f_{in}$  (Pin 3) — Input to +N portion of synthesizer.  $f_{in}$  is typically derived from loop VCO and is AC coupled into Pin 3. For larger amplitude signals (standard CMOS-logic levels) DC coupling may be used.

Vss (Pin 4) - Circuit Ground.

V<sub>DD</sub> (Pin 5) - Positive power supply

 $OSC_{in}, OSC_{out}$  (Pins 6 and 7) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from  $OSC_{in}$  to ground and  $OSC_{out}$  to ground.  $OSC_{in}$  may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to  $OSC_{in}$ , but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to  $OSC_{out}$ .

ADDRESS INPUTS (Pins 8, 9, 10) — A0, A1 and A2 are used to define which latch receives the information on the data input lines. The addresses refer to the following latches:

A2	Α1	A0	Selected	Function	D0	D1	D2	D3
0	0	0 .	Latch 0	+ N Bits	0	1	2	3
0	0	1	Latch 1	+ N Bits	4	5	6 .	. 7
0	1	0	Latch 2	+ N Bits	8	9	10	11
0	-1	1	Latch 3	+ N Bits	12	13		
-1	0	0	Latch 4	Reference Bits	0	1	2	3
1	0	1	Latch 5	Reference Bits	4	5	6	7
1	. 1	0	Latch 6	Reference Bits	8	9	10	11
1	1	1	_		_	_		_

ST (Pin 11) — When high, this input will enter the data that appears at the D0, D1, D2 and D3 inputs, and when low, will latch that information. When high, any changes in the data information will be transferred into the latches.

 ${\sf PD_{out}}$  (Pin 12) — Three-state output of phase detector for use as loop error signal.

Frequency fy>f<sub>R</sub> or fy Leading: Negative Pulses. Frequency fy<f<sub>R</sub> or fy Lagging: Positive Pulses. Frequencý fy = f<sub>R</sub> and Phase Coincidence: High-Impedance State.

LD (Pin 13) — Lock detector signal. High level when loop is locked (f  $_R$ , f  $_V$  of same phase and frequency). Pulses low when loop is out of lock.

 $\phi_{V},\phi_{R}$  (Pins 14 and 15) — These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PDout).


If frequency fy is greater than fg or if the phase of fy is leading, then error information is provided by  $\phi$ y pulsing low.  $\phi$ g remains essentially high.

If the frquency fy is less than f<sub>R</sub> or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.


If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.


**REF<sub>out</sub>** (Pin 16) — Buffered output of on-chip reference oscillator or externally provided reference-input signal.

### SWITCHING WAVEFORMS



### PHASE LOCKED LOOP - LOW PASS FILTER DESIGN






$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R_{1} + R_{2})}}$$

$$S = 0.5\omega_{n} \left(R_{2}C + \frac{N}{K_{\phi}K_{VCO}}\right)$$

$$F(s) = \frac{R_{2}CS + 1}{R_{\phi}K_{VCO}}$$



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR_{1}}}$$

$$S = \frac{\omega_{n}R_{2}C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R_2CS + 1}{R_1CS}$$


NOTE: Sometimes  $R_1$  is split into two series resistors each  $R_1 \div 2$ . A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value of  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_R$ .

<u>ኛ</u> ≅ 1

### RECOMMENDED FOR READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979
Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.
Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.
Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.
Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.
Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

FIGURE 7 — PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The PD output state is equal to either VDD or VSS when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

### **APPLICATIONS**


The features of the MC145145-1 permit bus operation with a dedicated wire needed only for the strobe input. In a microprocessor-controlled system this strobe input is accessed when the phase lock loop is addressed. The remaining data and address inputs will directly interface to the microprocessor's data and address buses.

The  $\div$  R programmability is used to advantage in Figure 8. Here, the nominal  $\div$  R value is 3667; but by programming

small changes in this value, fine tuning is accomplished. Better tuning resolution is achievable with this method than by changing the  $\pm$  N, due to the use of the large fixed prescaling value of  $\pm$  256 provided by the MC12071.

The two loop synthesizer, in Figure 9, takes advantage of these features to control the phase locked loop with a minimum of dedicated lines while preserving optimal loop performance. Both 25 Hz and 100 Hz steps are provided while the relatively large reference frequencies of 10 kHz or 10.1 kHz are maintained.

FIGURE 8 - TV/CATV TUNING SYSTEM






TABLE 1 — PROGRAMMING SEQUENCE FOR TWO-LOOP SYNTHESIZER OF FIGURE 9

+ N1			MHz)		÷ N2		fve	CO2 (MHz		fvCO1 (MHz)
A 39			3.9996		400		A	4.0000		7.9996
"A" 39	97	"B"	4.0097	1	399			3.9900		7.9997
1 1	,		<b>†</b>	i	♦.			<b>†</b>		ŧ
49	95	•	4.9995	<u> </u>	301			3.0100		8.0095
• 🛉	•		<b>†</b>	1	401			4.0100		8.0096
\d		",	1 3''		400			4.0000		8.0097
		8	ĺ	ļ	<b>†</b> •	4.4	3 5 3	<b>†</b>		<b>.</b>
			<b>V</b>	<u> </u>	302	tyr i r		3.0200	4	8.0195
• •			<b>†</b>	}	402	190		4.0200	e e	8.0196
"Å"		" <sub>E</sub>	3′′	"(	., 401		<mark>.</mark>	4.0100		8.0197
1			i i	'			I	*		•
			ļ		303		500 h	3.0300	_	8.0295
			entre de la companya de la companya de la companya de la companya de la companya de la companya de la companya							Increasing
	100									In 100 Hz Steps
			1		1500		100	15 0000		
				-		_	3 5	15.0000	-	19.9995
Ī			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1	1600			16.0000		19.9996
"Ą"		"E	3''		1599			15.9900	)	19.9997
, i	-Ai		,	١,	1501		ı ,	15.0100		20.0095
158		1	6.0085		1			4		20.0085
158	36	,, <u> </u> ,, 1	6.0186	-					į	20.0086
ī.		1							1	e vi sa tr
168	34	y 1	7.0084							20.0184
										20.0185
"É"		, j	,,	1						20.0186
Ī						2				
				- 1	"ç"			"Ò"		20.0284
	.									Increasing
										In 100 Hz Steps
			l man a						]	<b>†</b>
			1						$\perp$	32.0084
Ī		300 50 00	Maria de la compansión de la compansión de la compansión de la compansión de la compansión de la compansión de							32.0085
Ė		"F	"	200						32.0086
						114				22.0104
					<u> </u>		. 11 1861			32.0184

#### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

#### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50  $\mu\text{A}$  at CMOS logic levels may be direct or dc coupled to OSC $_{in}$ . In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC $_{in}$  may be used. OSC $_{out}$ , an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

#### **DESIGN AN OFF-CHIP REFERENCE**

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac 'coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

### USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For  $V_{DD}$ =5 V, the crystal should be specified for a loading capacitance,  $C_L$ , which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic C<sub>L</sub> values. The shunt load capacitance, C<sub>L</sub>, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in}+C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1+C2}$$

where  $C_{in}$  = 5 pF (see Figure C)  $C_{out}$  = 6 pF (see Figure C)

Ca = 5 pF (see Figure C)
CO = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSCin and OSCout pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cin and Cout.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

#### RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




\*May be deleted in certain cases. See text.

### FIGURE B - EQUIVALENT CRYSTAL NETWORKS

Values are supplied by crystal manufacturer (parallel resonant crystal).

FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER





### MC145146-1

### Advance Information

### 4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER

The MC145146-1 is programmed by a 4-bit input, with strobe and address lines. The device features consist of a reference oscillator, 12-bit programmable reference divider, digital phase detector, 10-bit programmable divide-by-N counter, 7-bit divide-by-A counter and the necessary latch circuitry for accepting the 4-bit input data. When combined with a loop filter and VCO, the MC145146-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and the MC145146-1

The MC145146-1 offers improved performance over the MC145146. Modulus Control output drive has been increased and the ac characteristics have been improved. The input current requirements have also been modified.

General Purpose Applications:

CATV


AM/FM Radios Two Way Radios TV Tuning Scanning Receivers Amateur Radio


- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- Programmable Reference Divider for Values Between 3 and 4095
- On- or Off-Chip Reference Oscillator Operation
- Dual Modulus 4-Bit Data Bus Programming
- + N Range = 3 to 1023, + A Range = 0 to 127
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single Ended (Three State) Double Ended
- Chip Complexity: 5692 FETs or 1423 Equivalent Gates

# HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER





This document contains information on a new product. Specifications and information herein are subject to change without notice.

### MC145146-1

### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	- 0.5 to + 10	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	·V
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	mA
PĎ.	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C.
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

†Power Dissipation Temperature Derating:

Plastic "P" Package: - 12 mW/°C from 65°C to 85°C

Ceramic "L" Package: No derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \le (V_{in}$  or  $V_{out}) \le V_{DD}$ .

VSS≤(Vin or Vout)≤VDD.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)


			- 4	0°C		25°C		85		
Characteristic	Symbol	V <sub>DD</sub>	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	V <sub>DD</sub>	_	3	9	3		9	3	9	V
Output Voltage 0 Level	VOL	3		0.05	77-77	0.001	0.05	-	0.05	V
V <sub>in</sub> =0.V or V <sub>DD</sub>	-	. 5	-	0.05		0.001	0.05	_	0.05	. 70.0
l <sub>out</sub> ≈0 μA		9	-	0.05	-	0.001	0.05		0.05	
1 Level	VoH	3	2.95		2.95	2.999		2.95	-	1
	0	5	4.95		4.95	4.999		4.95	-	i
		9	8.95	-	8.95	8.999	- "	8.95	j- 0,2	
Input Voltage 0 Level	VII	3	-	0.9	1-1	1.35	0.9	-	0.9	V
$V_{OUT} = 0.5 \text{ V or } V_{DD} - 0.5 \text{ V}$		5	-	1.5	-	2.25	1.5	-	1.5	ļ
(All Outputs Except OSCout)		9	l -	2.7	-	4.05	2.7	-	2.7	
1 Level	VIH	3	2.1	_	2.1	1.65		2.1	-	
		.5	3.5	-	3.5	2.75		3.5		
		9	6.3	1-	6.3	4.95	- "	6.3		
Output Current - Modulus Control	loн									mA
V <sub>out</sub> = 2.7 V Source		3	- 0.60	-	- 0.50	- 1.5		- 0.30		
V <sub>out</sub> = 4.6 V		5	-0.90		- 0.75	- 2.0	. –	- 0.50		1
V <sub>out</sub> = 8.5 V		9	- 1.50		1.25	- 3.2		- 0.80		
V <sub>out</sub> =0.3 V Sink	loL	3	1.30		1.10	5.0	-	0.66		
V <sub>out</sub> = 0.4 V		- 5	1.90	-	1.70	6.0	_	1.08	_	
V <sub>out</sub> = 0.5 V		9	3.80	_	3.30	10.0	- 1	2.10	-	
Output Current — Other Outputs	ЮН					1				mA
V <sub>out</sub> = 2.7 V Source		. 3	- 0.44	1 n -	- 0.35	- 1.0	-	- 0.22	- 1	
V <sub>out</sub> = 4.6 V		5	- 0.64	-	- 0.51	~ 1.2		- 0.36	- 1	
V <sub>out</sub> = 8.5 V		9	- 1.30	-	- 1.00	- 2.0		- 0.70		
V <sub>out</sub> =0.3 V Sink	loL	3	0.44	-	0.35	1.0	-	0.22	- "	
$V_{out} = 0.4 \text{ V}$		5	0.64	-	0.51	1.2	- '	0.36	-	l
$V_{out} = 0.5 V$		9	1.30	-	1.00	2.0	-	0.70		<u> </u>
Input Current — Other Inputs	lin	9	-	± 0.3		$\pm 0.00001$	± 0.1	_	± 1.0	μΑ
Input Current - fin, OSCin	lin	9		± 50	_	± 10	± 25	. –	± 22	μΑ
nput Capacitance	Cin		-	10		6	10	-	10	ρF
3-State Output Capacitance —	Cout			10		6	10	_	10	pF
PDout										
Quiescent Current	lpp	3	-	800	_	200	800	_	1600	μΑ
V <sub>in</sub> = 0 V or V <sub>DD</sub>		5	_	1200	~	300	1200	-	2400	l
$I_{\text{out}} = 0  \mu A$		9		1600	-	400	1600	-	3200	1
B-State Leakage Current - PDout	loz	9	_	± 0.3	_	±0.0001	± 0.1	_	± 3.0	μΑ
V <sub>out</sub> =0 V or 9 V	٧٤	100		_			7.0		1	


### SWITCHING CHARACTERISTICS (TA = 25 °C, CL = 50 pF)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 1 and 7)	tTLH	3	-	. 50	115	ns
		5	. –	30	60	
		9	–	20	40	
Output Fall Time, Modulus Control (Figures 1 and 7)	tTHL	3	-	25	60	. ns
		5		17	. 34	
		9	·	15	30	
Output Rise and Fall Time, Other Outputs (Figure 1)	tTLH,	3		60	140	ns
	tTHL.	5		- 40	80	
		9	_	30	60	
Propagation Delay Time	tPLH,	3	_	- 55	125	ns
f <sub>in</sub> to Modulus Control (Figures 2 and 7)	tPHL	5	-	40	80,,,	
	1	9		25	50	
Setup Times	t <sub>su</sub>	3	10	0	-	ns
Data to ST (Figure 3)	1 1	- 5	10	0	- '	1
		9	10	. 0		
Address to ST (Figure 3)		3	80	60		
		5	50	30	n n-	
		9	30	18		
Hold Times	th	3 .	35	15	-	ns
Address to ST (Figure 3)		5	25	10	-	
		9 .	20	10		,
Data to Strobe (Figure 3)		3	25	10	-	
	1.	5	20	10		
	l	9	15	10.	-	
Output Pulse Width, $\phi_R$ , $\phi_V$ with $f_\Gamma$ in	two	3	25	100	175	ns
Phase with fy (Figures 4 and 7)		5	20	60	100	
		9	10	40	70	
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3	-	20	5	μS .
OSC <sub>in</sub> , f <sub>in</sub> , ST (Figure 5)	1	5	-	5	2	
	[	9	_	2	0.5	
Input Pulse Width ST, (Figure 6)	t <sub>w</sub>	. 3	40	30		ns
	1 " 1	- 5	35	20		
		9	25	15	- 1	


Max

GRAPH 1 - OSC $_{
m in}$  AND  $f_{
m in}$  MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE





GRAPH 2 - OSC  $_{\rm in}$  AND  $_{\rm fin}$  MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS



<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

$$\omega_{N} = \sqrt{\frac{K_{\phi}K_{VCO}}{NR1C}}$$

 $\zeta = 0.5 \omega_N (N/K_{\phi}K_{VCO})$ 

$$F(s) = \frac{1}{R1CS + 1}$$

$$\omega_{N} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R1 + R2)}}$$

 $\xi = 0.5 \omega_N (R2C + N/K_\phi K_{VCO})$ 

$$F(s) = \frac{R2CS + 1}{S(R1C + R2C) + 1}$$

$$\omega_{N} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR1}}$$

$$\zeta = \frac{\omega_N R2}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R2CS + 1}{R1CS}$$

NOTE: Sometimes R1 is split into two series resistors each R1 + 2. A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value for  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_N$ .

DEFINITIONS: N = Total Division Ratio in feedback loop

$$K_{\phi} = V_{DD}/4\pi$$
 for  $PD_{Out}$   
 $K_{\phi} = V_{DD}/2\pi$  for  $\phi_{V}$  and  $\phi_{R}$ 

$$K_{\phi} = V_{DD}/2\pi$$
 for  $\phi_{V}$  and  $\phi_{V}$ 


$$K_{VCO} = \frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}}$$

 $K_{VCO} = \frac{\Delta \Delta V_{VCO}}{\Delta V_{VCO}}$ 

for a typical design  $\omega_N \cong (2\pi/10) \ f_r$  (at phase detector input)  $t \cong 1$ 

6

FIGURE8
PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The P<sub>D</sub> output state is equal to either V<sub>DD</sub> or V<sub>SS</sub> when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

#### PIN DESCRIPTIONS

**DATA INPUTS (Pins 2, 1, 20, 19)** — Information at these inputs is transferred to the internal latches when the ST input is in the high state. Pin 19 (D3) is most significant.

 $f_{in}$  (Pin 3) — Input to  $\div$ N portion of synthesizer.  $f_{in}$  is typically derived from loop VCO and is AC coupled into Pin 3. For larger amplitude signals (standard CMOS-logic levels); DC coupling may be used.

Vss (Pin 4) - Circuit Ground.

PD<sub>out</sub> (Pin 5) — Three-state output of phase detector for use as loop error signal.

Frequency fy>fR or fy Leading: Negative Pulses. Frequency fy<fR or fy Lagging: Positive Pulses. Frequency fy=fR and Phase Coincidence: High-Impedance State.

VDD (Pin 6) - Positive power supply.

OSC<sub>in</sub>, OSC<sub>out</sub> (Pins 7 and 8) — These pins form an onchip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.

ADDRESS INPUTS (Pins 9, 10, 11) - A0, A1 and A2 are used to define which latch receives the information on the data input lines. The addresses refer to the following latches:

A2	Α1	A0	Selected	Function	D0	D1	D2	D3
0	0 -	0	Latch 0	+ A Bits	0	1	2	3
0	0	1	Latch 1	+ A Bits	4	5	6	
0	1	0	Latch 2	+ N Bits	0	1	2	3
0	1	1	Latch 3	+ N Bits	4	5	6	7
1	0	0	Latch 4	+ N Bits	8	9		
1	0	1	Latch 5	Reference Bits	0	1	2	3
1	1	0	Latch 6	Reference Bits	4	5	6	7
1	1	1	Latch 7	Reference Bits	8	9	10	11

ST (Pin 12) — When high, this input will enter the data that appears at the D0, D1, D2 and D3 inputs, and when low,

will latch that information. When high, any changes in the data information will be transferred into the latches.

**LD (Pin 13)** — Lock detector signal. High level when loop is locked (f<sub>R</sub>, fy of same phase and frequency). Pulses low when loop is out of lock.

MODULUS CONTROL (Pin 14) - Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the + A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the + N counter has counted the rest of the way down from its programmed value (N-A additional counts since both + N and + A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N<sub>T</sub>) = N•P+A where P and P+1 represent the dual modulus prescaler divide values respectively forhigh and low modulus control levels; N the number programmed into the +N counter and A the number programmed into the + A counter.

 $f_V$  (Pin 15) — This is the output of the + N counter that is internally connected to the phase detector input. With this output available, the + N counter can be used independently.

 $\phi V$ ,  $\phi R$  (Pins 16 and 17) — These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PDout).

If frequency  $f_V$  is greater than  $f_R$  or if the phase of  $f_V$  is leading, then error information is provided by  $\phi_V$  pulsing low.  $\phi_R$  remains essentially high.


If the frquency fy is less than f<sub>R</sub> or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.


If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

 $f_R$  (Pin 18) — This is the output of the  $\div$ R counter that is internally connected to the phase detector input. With this output available, the +R counter can be used independently.

### 6

### SWITCHING WAVEFORMS









FIGURE 7 - TEST CIRCUIT




### **APPLICATIONS**

The features of the MC145146-1 permit bus operation with a dedicated wire needed only for the strobe input. In a microprocessor controlled system this strobe input is accessed when the phase lock loop is addressed. The remaining data and address inputs will directly interface to the microprocessor's data and address buses.

The device architecture allows the user to establish any integer reference divide value between 3 and 4095. The wide


selection of + R values permits a high degree of flexibility in choosing the reference oscillator frequency. As a result the reference oscillator can frequently be chosen to serve multiple system functions such as a second local oscillator in a receiver design or a microprocessor system clock. Typical applications that take advantage of these MC145146-1 features including the dual modulus capability are shown in Figures 9, 10, and 11.

#### FIGURE 9 - FM/AM BROADCAST RADIO SYNTHESIZER



NOTES: 1) For FM: Channel spacing =  $f_R$  = 25 kHz, + R = 160. For AM: Channel spacing =  $f_R$  = 1 kHz, + R = 4000.


Various channel spacings and reference oscillator frequencies can be chosen since any ÷ R value from 3 to 4095 can be established.
 Data and address lines are inactive and high impedance when pin 12 is low. Their interface with the controller may therefore be shared with other system functions if desired.



NOTES: 1) Receiver I.F. = 10.7 MHz, low side injection.

- 2) Duplex operation with 5 MHz receive/transmit separation.
- 3) f<sub>R</sub> = 25 kHz,  $_{\odot}$  H chosen to correspond with desired reference oscillator frequency. 4) N<sub>lotal</sub>= 17733 to 17788 = N $_{\odot}$ P + A, N = 277, A = 5 to 30 for P = 64. 5) For faster response, use the MC10154 down counter.

FIGURE 11 — 666 CHANNEL, COMPUTER CONTROLLED, MOBILE RADIO TELEPHONE SYNTHESIZER FOR 800 MHz CELLULAR RADIO SYSTEMS



NOTES: 1) Receiver 1st. I.F. = 45 MHz, low side injection; Receiver 2nd. I.F. = 11.7 MHz, low side injection.

2) Duplex operation with 45 MHz receive/transmit separation.

3) f<sub>R</sub> = 7.5 kHz, + R = 1480.

4) Ntotal = N•32 + A = 27501 to 28166; N = 869 to 880; A = 0 to 31.

4) Ntotal = N•32 + A = 27501 to 28166; N = 869 to 880; A = 0 to 31.

5) Only one implementation is shown. Various other configurations and dual modulus prescaling values to + 128/ + 129 are possible.

#### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

#### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50  $\mu\text{A}$  at CMOS logic levels may be direct or dc coupled to OSC $_{in}$ . In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC $_{in}$  may be used. OSC $_{out}$ , an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312), 451-1000.

#### DESIGN AN OFF-CHIP REFERENCE

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

#### USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For VDD=5 V, the crystal should be specified for a loading capacitance, CL, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic  $C_L$  values. The shunt load capacitance,  $C_L$ , presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1 + C2}$$

 $\begin{array}{cccc} \text{where} & \text{C}_{\text{in}} & = 5 \text{ pF (see Figure C)} \\ \text{C}_{\text{Out}} & = 6 \text{ pF (see Figure C)} \\ \text{C}_{\text{a}} & = 5 \text{ pF (see Figure C)} \\ \end{array}$ 

CO = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSC<sub>in</sub> and OSC<sub>out</sub> pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cin and Cout.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases: i.e. R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

. Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

### RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

### FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




<sup>\*</sup>May be deleted in certain cases. See text.

### FIGURE B - EQUIVALENT CRYSTAL NETWORKS

Values are supplied by crystal manufacturer (parallel resonant crystal).

# FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER





### MC145151-1

### **Advance Information**

### PARALLEL INPUT PLL FREQUENCY SYNTHESIZER

The MC145151-1 is programmed by 14 parallel input-data lines. The device features consist of a reference oscillator, selectable-reference divider, digital-phase detector and 14-bit programmable divide-by-N counter. When combined with a loop filter and VCO, the MC145151-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed divide prescaler can be used between the VCO and MC145151-1.


The MC145151-1 offers improved performance over the MC145151. The ac characteristics have been improved and the input current requirements have been modified.


- General Purpose Applications:
   CATV TV Tuning
   AM/FM Radios Scanning Receivers
   Two-Way Radios Amateur Radio
- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Lock Detect Signal
- ÷ N Counter Output Available
- Single Modulus/Parallel Programming
- 8 User-Selectable ÷ R Values 8, 128, 256, 512, 1024, 2048, 2410, 8192
- ÷ N Range = 3 to 16383
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single Ended (Three-State) Double Ended
- Chip Complexity: 8000 FETs or 2000 Equivalent Gates

# HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

PARALLEL INPUT PLL FREQUENCY SYNTHESIZER





This document contains information on a new product. Specifications and information herein are subject to change without notice.

### MC145151-1

MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +10	٧
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	$-0.5$ to $V_{DD} + 0.5$	٧
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mA.
IDD, ISS	Supply Current, V <sub>DD</sub> or V <sub>SS</sub> Pins	± 30	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur.

Plastic "P" Package: -12 mW/°C from 65°C to 85°C Ceramic "L" Package: No derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V<sub>in</sub> and Vout be constrained to the range VSS≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>DD</sub>.
Unused inputs must always be tied to

an appropriate logic voltage level (e.g., either VSS or VDD).

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

			- 4	0°C		25°C		85	°C	<u> </u>
Characteristic	Symbol	V <sub>DD</sub>	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	V <sub>DD</sub>	1-	3	9	- 3	-	9	3	9	V
Output Voltage 0 Level	Vol	. 3	_	0.05	1 -	0.001	0.05	_	0.05	- V -
$V_{in} = 0 V \text{ or } V_{DD}$		5	-	0.05	_	0.001	0.05		0.05	
l <sub>out</sub> ≈0 μA		9	-	0.05	-	0.001	0.05	-	0.05	[
1 Level	VOH	3	2.95	_	2.95	2.999	-	2.95	-	
		5	4.95		4.95	4.999	_	4.95	-	
		9	8.95		8.95	8.999	_	8.95		
Input Voltage 0 Level	VIL	3	-	0.9		1.35	0.9	ı —	0.9	V
$V_{out} = 0.5 \text{ V or } V_{DD} - 0.5 \text{ V}$		5	-	1.5	. – .	2.25	1.5	1-	1.5	
(All Outputs Except OSCout)		9	_	2.7	_	4.05	2.7		2.7	1.00
1 Level	. ViH ∘	3	2.1	-	2.1	1.65		2.1	-	
		5	3.5	-	3.5	2.75		3.5	-	
		9	6.3	_	6.3	4.95		6.3		
Output Current	ЮН									mΑ
V <sub>out</sub> = 2.7 V Source		3	- 0.44	-	0.35	- 1.0	-	-0.22		
$V_{out} = 4.6 V$		5	-0.64	1 -	- 0.51	1.2	-	- 0.36		
V <sub>out</sub> =8.5 V		9	- 1.30		1.00	- 2.0		- 0.70	-	
V <sub>out</sub> =0.3 V Sink	OL	3	0.44	_	0.35	1.0	_	0.22	-	
$V_{out} = 0.4 V$		. 5	0.64		0.51	1.2		0.36	-	
V <sub>out</sub> = 0.5 V		9	1.30	-	1.00	2.0	_	0.70	-	
Input Current - fin, OSCin	lin	9	-	± 50	_	± 10	± 25	_	± 22	μΑ
Input Current - Other Inputs	lін	9	_	0.3	_	0.00001	0.1	-	1.0	μΑ
(with Pullups)	Iμ	9	. —	- 400	-	- 90	- 200	_	- 170	
Input Capacitance	C <sub>in</sub>	-	-	10		6	10		10	pF
3-State Output Capacitance -	Cout	-	_	10	_	6	10	_	10	pF
PD <sub>out</sub>		100								·
Quiescent Current	IDD	3	-	800	_	200	800		1600	μΑ
$V_{in} = 0 V \text{ or } V_{DD}$		5 .	- 1	1200	.—.	300	1200	-	2400	
$I_{out} = 0 \mu A$		9	_	1600		400	1600		3200	
3-State Leakage Current - PDout	loz	9	_	± 0.3		±0.0001	± 0.1	_	± 3.0	μΑ
V <sub>out</sub> =0 V or 9 V			1 1							i i

<sup>†</sup>Power Dissipation Temperature Derating:

#### SWITCHING CHARACTERISTICS (TA = 25°C, CI = 50 pF)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise and Fall Time (Figures 1 and 4)	tTLH,	3	-	60	140	ns
	tTHL	5		40	80	
		9		30	60	
Output Pulse Width,	t <sub>W</sub> (ø)	3	25	100	175	ns
$\phi R$ , $\phi V$ with $f_R$ in Phase with $f_V$ (Figures 2 and 4)		5	20	60	100	
		9	10	40	70	
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3	-	20	5	μS
OSC <sub>in</sub> , f <sub>in</sub> (Figure 3)		5	-	5	2	
		9		2	0.5	

#### PIN DESCRIPTIONS

 $f_{\mbox{in}}$  (Pin 1) - Input to  $\mbox{$\stackrel{\circ}{=}$}\mbox{$^\circ$}+\mbox{$^\circ$}$  portion of synthesizer.  $f_{\mbox{in}}$  typically derived from loop VCO and is ac coupled into Pin 9. For larger amplitude signals (standard CMOS Logic levels) dc coupling may be used.

VSS (Pin 2) - Circuit ground.

Vnn (Pin 3) - Positive power supply.

 $PD_{out}$  (Pin 4) — Three-state output of phase detector for use as loop error signal. Double-ended outputs are also available for this purpose (see  $\phi_V$  and  $\phi_R$ ).

Frequency fy>fR or fy Leading: Negative Pulses Frequency fy<fR or fy Lagging: Positive Pulses Frequency fy=fR and Phase Coincidence: High-Impedance State.

RAO, RA1, RA2 (Pins 5, 6, and 7) — These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below.

Pullup resistors ensure that inputs left open remain at a logic one and require only a SPST switch to alter data to the zero state.

Refe	Total Divide		
RA2	RA1	RA0	Value
0	0	0	8
0	0	1	128
0	1	0	256
0	1	1	512
1 1	0	- 0	1024
1	0	1	2048
1	1.	0	2410
1	. 1	1	8192

 $\phi_{R}$ ,  $\phi_{V}$  (Pins 8 and 9) — These phase detector outputs can be combined externally for a loop-error signal. A single-ended output is also available for this purpose (see PD<sub>out</sub>).

If frequency fy is greater than  $f_R$  or if the phase of fy is leading, then error information is provided by  $\phi_V$  pulsing low.  $\phi_R$  remains essentially high.

If the frequency fy is less than fR or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

 $f_V$  (Pin 10) — This is the output of the  $\pm\,N$  counter that is internally connected to the phase detector input. With this output available, the  $\pm\,N$  counter can be used independently.


N Inputs (Pins 11 to 20 and 22 to 25) — These inputs provide the data that is preset into the  $\div$ N counter when it reaches the count of zero. N0 is least significant and N13 is most significant. Pullup resistors ensure that inputs left open remain at a logic one and require only a SPST switch to alter data to the zero state.


Transmit/Receive (Pin 21) — This input controls the offset added to the data provided at the N inputs. This is normally used for offsetting the VCO frequency by an amount equal to the IF frequency of the transceiver. This offset is fixed at 856 when T/R is low and gives no offset when T/R is high. A pullup resistor ensures that no connection will appear as a logic one causing no offset addition.


OSC<sub>out</sub>, OSC<sub>in</sub> (Pins 26 and 27) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as the input for an externally-generated reference signal. This signal will typically be ac coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS-logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.

 $\mbox{LD (Pin 28)} - \mbox{Lock detector signal. High level when loop is locked (f_R, fy of same phase and frequency). Pulses low when loop is out of lock.$ 


GRAPH 1 - OSCin AND fin MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE








GRAPH 2 - OSC $_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS





<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

### PHASE LOCKED LOOP - LOW PASS FILTER DESIGN


A) 
$$PD_{out} \circ \longrightarrow OVCO$$

$$\phi_{RO} \longrightarrow C \longrightarrow OVCO$$

$$\phi_{VO} \longrightarrow OVCO$$

$$\omega_{\rm n} = \sqrt{\frac{K_{\phi}K_{\rm VCO}}{NR_{1}C}}$$


$$\xi = \frac{N\omega_{\rm n}}{2K_{\phi}K_{\rm VCO}}$$



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R_{1} + R_{2})}}$$

$$\xi = 0.5\omega_{n} \left(R_{2}C + \frac{N}{K_{\phi}K_{VCO}}\right)$$

$$F(s) = \frac{R_{2}CS + 1}{S(R_{1}C + R_{2}C) + 1}$$



$$\omega_{n} = \sqrt{\frac{\kappa_{\phi}\kappa_{VCO}}{\kappa_{CR_{1}}}}$$

$$\omega_{n}R_{2}C$$

Assuming gain A is very large, then:

$$F(s) = \frac{R_2CS + 1}{R_1CS}$$

NOTE: Sometimes R<sub>1</sub> is split into two series resistors each R<sub>1</sub>+2. A capacitor C<sub>C</sub> is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value of CC should be such that the corner frequency of this network does not significantly affect  $\omega_D$ .

DEFINITIONS: N = Total Division Ratio in feedback loop

 $K_{\phi} = V_{DD}/4\pi$  for PD<sub>Out</sub>  $K_{\phi} = V_{DD}/2\pi$  for  $\phi_{V}$  and  $\phi_{R}$   $K_{VCO} = \frac{2\pi\Delta f_{VCO}}{2\pi}$ 


for a typical design  $\omega_{\Pi} \cong \frac{2\pi fr}{10}$  (at phase detector input),


1 ≘ ځ

### RECOMMENDED FOR READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979. Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980. Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976. Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981. Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983. Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978. Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

### SWITCHING WAVEFORMS









FIGURE 5
PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The PD output state is equal to either VDD or VSS when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

FIGURE 6 - 5 MHz TO 5.5 MHz LOCAL OSCILLATOR CHANNEL SPACING = 1 kHz





FIGURE 7 — SYNTHESIZER FOR LAND MOBILE RADIO UHF BANDS



NOTES:

11 fg = 4.1667 kHz; + R = 2410; 21.4 MHz low side injection during receive
2) MC145151-1 current drain = 5 mA for Vpp=5 Vdc
31 Frequency values shown are for the 440 – 470 MHz band. Similar implementation applies to the 406 – 441 MHz band. For 470 – 512 MHz, consider refer – ence oscillator frequency X9 for mixer injection signal (90.3750 MHz)



### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing  $50~\mu A$  at CMOS logic levels may be direct or dc coupled to  $OSC_{in}$ . In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to  $OSC_{in}$  may be used.  $OSC_{out}$ , an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312), 451-1000

### DESIGN AN OFF-CHIP REFERENCE

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

## USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For VDD=5 V, the crystal should be specified for a loading capacitance, CL, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic  $C_L$  values. The shunt load capacitance,  $C_L$ , presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in}+C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1+C2}$$

where Cin = 5 pF (see Figure C)
Cout = 6 pF (see Figure C)
Ca = 5 pF (see Figure C)
CO = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the  $OSC_{in}$  and  $OSC_{out}$  pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for  $C_{in}$  and  $C_{out}$ .

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

### RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.


P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

### FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




\*May be deleted in certain cases. See text.

### FIGURE B - EQUIVALENT CRYSTAL NETWORKS



Values are supplied by crystal manufacturer (parallel resonant crystal).

# FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER



(S)



## MC145152-1

## **Advance Information**

### PARALLEL INPUT PLL FREQUENCY SYNTHESIZER

The MC145152-1 is programmed by sixteen parallel inputs. The device features consist of a reference oscillator, selectable-reference divider, two output phase dectector, 10-bit programmable divide-by-N counter and 6-bit programmable  $\div$  A counter. When combined with a loop filter and VCO, the MC145152-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and MC145152-1.


The MC145152-1 offers improved performance over the MC145152. Modulus Control output drive has been increased and the ac characteristics have been improved. Input current requirements have also been changed.


- General Purpose Applications: CATV TV Tuning AM/FM Radios Scanning Receivers Two-Way Radios Amateur Radio
- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Lock Detect Signal
- Dual Modulus/Parallel Programming
- 8 User-Selectable ÷ R Values 8, 64, 128, 256, 512, 1024, 1160, 2048
- Chip Complexity: 8000 FETs or 2000 Equivalent Gates

# HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

PARALLEL INPUT PLL FREQUENCY SYNTHESIZER





This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +10	٧
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	$-0.5$ to $V_{DD} + 0.5$	>
l <sub>in</sub> , l <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
IDD, ISS	Supply Current, VDD or VSS Pins	±30	mΑ
PD	Power Dissipation, per Package†	500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. †Power Dissipation Temperature Derating:

Plastic "P" Package: -12 mW/°C from 65°C to 85°C Ceramic "L" Package: No derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and V<sub>out</sub> be constrained to the range V<sub>SS</sub>≤(V<sub>in</sub> or V<sub>out</sub>)≤V<sub>DD</sub>. Unused inputs must always be tied to

an appropriate logic voltage level (e.g., either VSS or VDD).

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)


			- 4	0°C		25°C		85	°C	
Characteristic	Symbol	$V_{DD}$	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	$V_{DD}$		3	9	3	-	9	3	9	V
Output Voltage 0 Level $V_{in} = 0 \text{ V or V}_{DD}$ $I_{Out} \approx 0 \mu A$	V <sub>OL</sub>	3 5 9		0.05 0.05 0.05	_	0.001 0.001 0.001	0.05 0.05 0.05		0.05 0.05 0.05	٧
1 Level	Voн	3 5 9	2.95 4.95 8.95	- <i>'</i>	2.95 4.95 8.95	2.999 4.999 8.999	- - -	2.95 4.95 8.95	 	
$\label{eq:local_potential} \begin{split} & \text{Input Voltage} & \text{0 Level} \\ & \text{V}_{\text{out}} \! = \! 0.5 \text{ V or V}_{DD} \! - \! 0.5 \text{ V} \\ & \text{(All Outputs Except OSC}_{\text{out}}) \\ & \text{1 Level} \end{split}$	VIL	3 5 9 3 5	2.1 3.5 6.3	0.9 1.5 2.7 — —	2.1 3.5 6.3	1.35 2.25 4.05 1.65 2.75 4.95	0.9 1.5 2.7 — —	2.1 3.5 6.3	0.9 1.5 2.7 — —	V
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Іон	3 5 9	-0.60 -0.90 -1.50	<u>-</u> -	- 0.50 - 0.75 - 1.25	- 1.5 - 2.0 - 3.2	_ _ _	- 0.30 - 0.50 - 0.80	- - - -	mA
$V_{out}$ =0.3 V Sink $V_{out}$ =0.4 V $V_{out}$ =0.5 V	lOL	3 5 9	1.30 1.90 3.80	-	1.10 1.70 3.30	5.0 6.0 10.0		0.66 1.08 2.10	- - -	
Output Current — Other Outputs  Vout = 2.7 V Source  Vout = 4.6 V  Vout = 8.5 V  Vout = 0.3 V Sink	loh lor	3 5 9	- 0.44 - 0.64 - 1.30	_ _ _	-0.35 -0.51 -1.00	-1.0 -1.2 -2.0	- - -	-0.22 -0.36 -0.70	- - -	mA
V <sub>out</sub> = 0.4 V V <sub>out</sub> = 0.5 V		5 9	0.64 1.30	_ _	0.51 1.00	1.2 2.0		0.36 0.70	-	
Input Current — f <sub>in</sub> , OSC <sub>in</sub> Input Current — Other Inputs (with Pullups)	lin IIH	9		±50 0.3	_	± 10 0.00001	± 25	_	± 22	μA μA
Input Capacitance	I <sub>IL</sub> C <sub>in</sub>	9		- 400 10		-90 6	- 200 10		- 170 10	ρF
Quiescent Current V <sub>in</sub> =0 V or V <sub>DD</sub> I <sub>out</sub> =0 $\mu$ A	IDD	3 5 9	- - -	800 1200 1600	- - -	200 300 400	800 1200 1600	- - -	1600 2400 3200	μΑ


## MC145152-1


## SWITCHING CHARACTERISTICS (T<sub>A</sub> = 25 °C, C<sub>L</sub> = 50 pF)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 1 and 5)	TLH	3	_	50	115	ns
	1 1 1	5	14.00	30	60	
		9	-	20	40	
Output Fall Time, Modulus Control (Figures 1 and 5)	tTHL	3		25	60	ns
		5		. 17	34	
		9		15	30	
Output Rise and Fall Time, LD, $\phi_V$ , $\phi_R$ (Figures 1 and 5)	tTLH,	3	-	60	140	ns
	<sup>t</sup> THL	5		40	80	
	1.60	9		30	60	
Propagation Delay Time	tPLH.	3	1 - 1	55	125	ns
f <sub>in</sub> to Modulus Control (Figures 2 and 5)	tPHL	5	1 - 1 - 1	40	80	
		9		25	50	
Output Pulse Width	tW(ø)	3	25	100	175	ns
φR, φV with f <sub>R</sub> in Phase With f <sub>V</sub> (Figures 3 and 5)		5	20	60	100	
	la maria	9	10	40	70	
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3		20	5	μS
OSC <sub>in</sub> , f <sub>in</sub> (Figure 4)		5		5	2	
		9	1.1 -	2	0.5	


GRAPH 1 - OSC $_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE








GRAPH 2 - OSC $_{\rm in}$  AND  $f_{\rm in}$  MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS





<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.



### PIN DESCRIPTIONS

fin (Pin 1) - Input to the positive edge triggered + N and + A counters. fin is typically derived from a dual modulus prescaler and is AC coupled into Pin 1. For larger amplitude signals (standard CMOS logic levels) DC coupling may be

VSS (Pin 2) - Circuit Ground.

VDD (Pin 3) - Positive power supply.

RAO, RA1, RA2 (Pins 4, 5, and 6) - These three inputs establish a code defining one of eight possible divide values for the total reference divider. The total reference divide values are as follows:

Total Divide Value	dress	Reference Address Code	
Divide value	RA0	RA1	RA2
8	0 .	0	0
64	1	0	0
128	0	1	0
256	1	1	0
512	0	0	1
1024	1	0	1
1160	0	1	1 .
2048	1	1	1

 $\phi R$ ,  $\phi V$  (Pins 7 and 8) - These phase detector outputs can be combined externally for a loop error signal

If frequency fy is greater than fR or if the phase of fy is leading, then error information is provided by  $\phi_V$  pulsing low.  $\phi_R$  remains essentially high.

If the frequency of fy is less than fR or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.

If the frequency of fy = fR and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

MODULUS CONTROL (Pin 9) - Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the + A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the + N counter has counted the rest of the way down from its programmed value (N-A additional counts since both + N and + A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (NT) = N•P+A where P and P+1 represent the dual modulus prescaler divide values respectively for high and low modulus control levels; N the number programmed into the + N counter and A the number programmed into the + A counter.


N INPUTS (Pins 11 through 20) - The N inputs provide the data that is preset into the + N counter when it reaches the count of zero. NO is the least significant digit and N9 is the most significant. Pullup resistors ensure that inputs left open remain at a logic one and require only a SPST switch to alter data to the zero state.

A INPUTS (Pins 23, 21, 22, 24, 25, 10) - The A inputs define the number of clock cycles of fin that require a logic zero on the modulus control output. See page 8 for explanation of dual modulus prescaling. The A inputs all have internal pullup resistors that ensure that inputs left open will remain at a logic one.

OSCout, OSCin (Pins 26 and 27) - These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSCin, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSCout.

LD (Pin 28) - Lock detector signal. High level when loop is locked (fR, fy of same phase and frequency). Pulses low when loop is out of lock.

### PHASE LOCKED LOOP - LOW PASS FILTER DESIGN



$$\omega_{N} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR1}}$$

$$\zeta = \frac{\omega_N R2C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R2CS + 1}{R1CS}$$


NOTE. Sometimes R1 is split into two series resistors each R1 + 2 A capacitor CC is then placed from the midpoint to ground to further filter by and bR. The value for CC should be such that the corner frequency of this network does not significantly affect ωN.

> DEFINITIONS: N = Total Division Ratio in feedback loop  $K_0 = V_{DD}/2\pi$

 $K_{VCO} = \frac{2\pi\Delta f_{VCO}}{2\pi\Delta f_{VCO}}$ Δ٧νςο

for a typical design  $\omega_N \cong (2\pi/10)$  fr (at phase detector input)

## SWITCHING WAVEFORMS








FIGURE 5 - TEST CIRCUIT



## FIGURE 6 PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The PD output state is approximately equal to either VDD or VSS when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

### RECOMMENDED FOR READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.
Manassewitsch, Vadim, Traquency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.
Blanchard, Alein, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.
Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.
Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice Hall, 1983.
Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

### **DUAL MODULUS PRESCALING**

The technique of dual modulus prescaling is well established as a method of achieving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P+1 in the prescaler for the required amount of time (see modulus control definition). The MC145152-1 contains this feature and can be used with a variety of dual modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P+1 divide values in the range of  $\pm 3/\pm 4$  to  $\pm 64/\pm 65$  can be controlled by the MC145152-1.

Several dual modulus prescaler approaches suitable for use with the MC145152-1 are given in Figure 7. The approaches range from the low cost  $\pm 15/\pm 16$ , MC3393P device capable of system speeds in excess of 100 MHz to the MC12000 series having capabilities extending to greater than 500 MHz. Synthesizers featuring the MC145152-1 and dual modulus prescaling are shown in Figures 8 and 9 for two typical applications.

### DESIGN GUIDELINES APPLICABLE TO THE MC145152-1

The system total divide value (N  $_{\mbox{total}})$  will be dictated by the application, i.e.

$$N_{total} = \frac{frequency into the prescaler}{frequency into the phase detector} = N \cdot P + A$$

N is the number programmed into the +N counter; A is the number programmed into the +A counter. P and P+1 are the two selectable divide ratios available in the two modulus prescalers. To have a range of  $N_{total}$  values in sequence, the +A counter is programmed from zero through P-1 for a particular value N in the divide N counter. N is then incremented to N+1 and the +A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for  $N_{total}.$  These values are a function of P and the size of the +N and +A counters. The constraint  $N{\ge}A$  always applies. If  $A_{max}{=}P{-}1$  then  $N_{min}{\ge}P{-}1.$  Then  $N_{total-min}=(P{-}1)$  P+A or (P-1) P since A is free to assume the value of zero.

$$N_{total-max} = N_{max} \bullet P + A_{max}$$

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P + 1 input cycles. The prescaler should divide by P when its modulus control line is high and by P + 1 when its modulus control is low.

For the maximum frequency into the prescaler ( $f_{VCO}$  max), the value used for P must be large enough such that:

 A. f<sub>VCO</sub> max divided by P may not exceed the frequency capability of Pin 1 of the MC145152-1.

- B. The period of f<sub>VCO</sub> divided by P must be greater than the sum of the times:
  - a. Propagation delay through the dual modulus prescaler.
  - b. Prescaler setup or release time relative to its modulus control signal.
  - Propagation time from f<sub>in</sub> to the modulus control output for the MC145152-1.

A sometimes useful simplification in the MC145152-1 programming code can be achieved by choosing the values for P of 8, 16, 32 or 64. For these cases, the desired value for  $N_{total}$  will result when  $N_{total}$  in binary is used as the program code to the  $\pm$  N and  $\pm$  A counters treated in the following manner:


- A. Assume the + A counter contains "b" bits where 2<sup>b</sup>
- B. Always program all higher order + A counter bits above "b" to zero.
- C. Assume the + N counter and the + A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+ b bits in length. The MSB of this "hypothetical" counter is to correspond to the MSB of + N and the LSB is to correspond to the LSB of + A. The system divide value, N<sub>total</sub>, now results when the value of N<sub>total</sub> in binary is used to program the "New" 10+b bit counter.


FIGURE 7 — HIGH FREQUENCY DUAL MODULUS PRESCALERS FOR USE WITH THE MC145152-1

MC12009	÷ 5/ ÷ 6	440 MHz Min
MC12011	÷ 8/ ÷ 9	500 MHz Min
MC12013	÷ 10/ ÷ 11	500 MHz Min
MC12015	÷ 32/ ÷ 33	225 MHz Min
MC12016	÷ 40/ ÷ 41	225 MHz Min
MC12017	÷ 64/ ÷ 65	225 MHz Min
* MC12018	÷ 128/ ÷ 129	520 MHz Min
MC3393	÷ 15/ ÷ 16	140 MHz Typ

<sup>\*</sup>Proposed introduction


By using two devices, several dual modulus values are achievable:





NOTE: MC12009, MC12011 and MC12013 are pin equivalent. MC12015, MC12016, and MC12017 are pin equivalent.


## FIGURE 8 — AIRCRAFT NAV RECEIVER SYNTHESIZER DEMONSTRATES A LOW COST DUAL MODULUS SYSTEM EMPLOYING THE MC145152-1



### NOTES:

- 1.  $f_R = 50 \text{ kHz}$ , + R = 64; 22.0 MHz low side injection; NTOTAL = 1720  $\rightarrow$  1919.
- 2. Using 22.0 MHz for the receiver I.F. demonstrates how the choice of I.F. value can sometimes reduce the number of + N bits that must be programmed. Using the more common 21.4 MHz I.F. would require six rather than four + N programming inputs.

# FIGURE 9 — SYNTHESIZER FOR LAND MOBILE RADIO UHF BAND COVERAGE DEMONSTRATES USE OF THE MC145152-1 IN SYSTEMS OPERATING TO SEVERAL HUNDRED MHz



### NOTES:

- 1.  $N_{TOTAL} = N_{\bullet}64 + A = 32480$  to 37600; N = 507 to 587, A = 0 to 63.
- 2.  $f_R = 12.5 \text{ kHz}$ , + R = 1024 (code 101).
- The prescaling approach can be chosen for the application to enhance economy e.g., single chip MC3393P to approximately 100 MHz. MC12011 or MC12013 with dual flip flop to approximately 250 MHz. MC12011 or MC12013 with MC10178 to over 500 MHz.

### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50  $\mu$ A at CMOS logic levels may be direct or dc coupled to OSC<sub>in</sub>. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC<sub>in</sub> may be used. OSC<sub>Out</sub>, an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

### **DESIGN AN OFF-CHIP REFERENCE**

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

### USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For VDD=5 V, the crystal should be specified for a loading capacitance, CL, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic  $C_L$  values. The shunt load capacitance,  $C_L$ , presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1 + C2}$$

CO = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSCin and OSCout pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cin and Cout.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

### RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




\* May be deleted in certain cases. See text.

### FIGURE B - EQUIVALENT CRYSTAL NETWORKS

Values are supplied by crystal manufacturer (parallel resonant crystal).

## FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER



## MC145155-1

## **Advance Information**

### SERIAL INPUT PLL FREQUENCY SYNTHESIZER

The MC145155-1 is programmed by a clocked, serial input, 16-bit data stream. The device features consist of a reference oscillator, selectable-reference divider, digital-phase detector, 14-bit programable divide-by-N counter and the necessary shift register and latch circuitry for accepting the serial input data. When combined with a loop filter and VCO, the MC145155-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed divide prescaler can be used between the VCO and MC145155-1.


The MC145155-1 offers improved performance over the MC145155. The ac characteristics have been improved and the input current requirements have been modified.

- General Purpose Applications: CATV Two Way Radios AM/FM Radios TV Tuning
  - s Scanning Receivers Amateur Radio
- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation with Buffered Output
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- Lock Detect Signal
- Two Open-Drain Switch Outputs
- 8 User-Selectable ÷ R Values 16, 512, 1024, 2048, 3668, 4096, 6144, 8192
- Single Modulus/Serial Programming
- ÷ N Range = 3 to 16383
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options Single Ended (Three-State) or Double Ended
- Chip Complexity: 6504 FETs or 1626 Equivalent Gates

# HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

SERIAL INPUT PLL FREQUENCY SYNTHESIZER




7 VSS 8 LD

fin

Enable 12

Data 11

Clock 10



This document contains information on a new product. Specifications and information herein are subject to change without notice.



## MC145155-1

MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +10	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	٧
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	mA.
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>1</sub>	Lead Temperature (8-Second Soldering)	260	°C ·

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

			- 4	0°C	25°C			85		
Characteristic	Symbol	V <sub>DD</sub>	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	V <sub>DD</sub>		3	9	3		9	3	9	V
Output Voltage 0 Level	V <sub>OL</sub>	3	-	0.05	_	0.001	0.05		0.05	V
V <sub>in</sub> = 0 V or V <sub>DD</sub>	0.2	5	- "	0.05	-	0.001	0.05		0.05	100
l <sub>out</sub> ≈0 μA		9		0.05	-	0.001	0.05		0.05	
1 Level	Vон	3	2.95		2.95	2.999	_	2.95	1-1	1
		5	4.95	_	4.95	4.999		4.95	- 1	1.2
		9	8.95	_	8.95	8.999	-	8.95		1
Input Voltage 0 Level	· VIL	3 .	-	0.9	_	1.35	0.9	: - : - : - : - : - : - : - : - : -	0.9	V
$V_{out} = 0.5 \text{ V or } V_{DD} - 0.5 \text{ V}$		5		1.5	_	2.25	1.5		1.5	
(All Outputs Except OSCout)		.9 .	-	. 2.7	-	4.05	2.7	-	2.7	1
1 Level	VIH	3	2.1	_	2.1	1.65		2.1	-	
		5	3.5	-	3.5	2.75		3.5		
		9	6.3	_	6.3	4.95		6.3	-	
Output Current - SW1, SW2	loL									mA
$V_{out} = 0.3 V$ Sink		3	0.80	-	0.48	3.0		0.24	-	
$V_{out} = 0.4 V$		5	1.50	, - ,	0.90	3.6	· -	0.45	-	1
V <sub>out</sub> = 0.5 V		9	3.50		2.10	6.0		1.05	-	
Output Current - Other Outputs	ЮН									mA
V <sub>out</sub> = 2.7 V Source		3	- 0.44		-0.35	- 1.0	-	- 0.22	- "	
V <sub>out</sub> =4.6 V		5	- 0.64		-0.51	-1.2	-	- 0.36	- '	
V <sub>out</sub> =8.5 V		9	- 1.30	- :	- 1.00	- 2.0		- 0.70	~	100
$V_{out} = 0.3 V$ Sink	loL	3	0.44	_	0.35	1.0	_	0.22	-	1.
$V_{out} = 0.4 V$		5	0.64	-	0.51	1.2	-	0.36	~	
V <sub>out</sub> =0.5 V		9 .	1.30	- '	1.00	2.0	_	0.70		
Input Current - Data, Clock	l <sub>in</sub>	9	-	$\pm 0.3$	-	$\pm 0.00001$	± 0.1	-	± 1.0	μΑ
Input Current - fin, OSCin	lin	9	-	± 50	-	± 10	± 25	- 1 L	± 22	μΑ
Input Current - Other Inputs	- ЧН	9		0.3		0.00001	0.1	-	1.0	μΑ
(with Pullups)	l <sub>IL</sub>	9		- 400		- 90	- 200	_	- 170	
Input Capacitance	Cin	- 1		10	-	6	10	-	10	pF
3-State Output Capacitance -	Cout	-		10		6	10		10	ρF
PDout	out		1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1							
Quiescent Current	IDD	3		800		200	800		1600	μΑ
V <sub>in</sub> = 0 V or V <sub>DD</sub>	00	5		1200	-	300	1200		2400	'
$I_{\text{out}} = 0  \mu \text{A}$		9	-,	1600	l	400	1600		3200	
3-State Leakage Current - PDout	loz	9		± 0.3		± 0.0001	± 0.1	14 E 7	± 3.0	μΑ
V <sub>out</sub> =0 V or 9 V	.02	_								
Off-State Leakage Current —	¹oz	9	_	0.3	_	0.0001	0.1	_	3.0	μΑ
SW1, SW2 - V <sub>out</sub> = 9 V	.02			- 177						'

<sup>†</sup>Power Dissipation Temperature Derating:

Plastic "P" Package: ~12 mW/°C from 65°C to 85°C Ceramic "L" Package: No derating

## SWITCHING CHARACTERISTICS (TA = 25°C, CL = 50 pF)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise and Fall Time (Figures 1 and 7)	tTLH,	3		60 .	140	ns
	tTHL	5	-	40	80	
The state of the s		9		30	60	100
Propagation Delay Time	tPHL	3	-	40	100 :	ns .
Enable to SW1, SW2 (Figures 2 and 7)		5		25	40	
and the second of the second o	1 1	9	-	15	25	
Setup Times	t <sub>su</sub>	3	30	12	-	ns
Data to Clock (Figure 3)		5 9	20	10		
		9	18	9	1 - 1	
Clock to Enable (Figure 3)		3	70	30		
		5	32	16	-	
		9	25	12	-	
Hold Time	th	3	12	-8	_	ns
Clock to Data (Figure 3)		5	12	-6	-	
		9	15	-5		`
Recovery Time	t <sub>rec</sub>	3	. 5	- 15	_	ns
Enable to Clock (Figure 3)		5	10	- 8		
		9	20	0	, i , , , , , , , , , , , , , , , , , ,	
Output Pulse Width	t <sub>wφ</sub>	3	25	100	175	ns
$\phi$ R, $\phi$ V with f <sub>R</sub> in Phase With f <sub>V</sub> (Figures 4 and 7)		5	20	60	100	
		9	10	40	70	
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3	1	20	5	μS
Any Input (Figure 5)		- 5	-	5	2	
		9	- '	2	0.5	
Input Pulse Width, Clock, Enable (Figure 6)	t <sub>W</sub>	3	40	30	_	ns
		. 5	35	20	- 1	
		9	25	15	-	


3 V ·


5 V 9 V


80

60


GRAPH 1 — OSC<sub>in</sub> AND f<sub>in</sub> MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE







GRAPH 2 — OSC<sub>in</sub> AND f<sub>in</sub> MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS



<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

### PIN DESCRIPTIONS

RAO, RA1, RA2 (Pins 18, 1, and 2) — These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below:

Refe	Total Divide		
RA2	RA1	RA0	Value
0	0	0	16
0	0	1	512
0	1.	Ö	1024
0	1	1	2048
1	0	0	3668
1	0	1,	4096
- 1	1	0	6144
1	1	1 1	8192

 $\phi_V$ ,  $\phi_R$  (Pins 3 and 4) — These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD<sub>out</sub>).

If frequency  $f_V$  is greater than  $f_R$  or if the phase of  $f_V$  is leading, then error information is provided by  $\phi_V$  pulsing low,  $\phi_R$  remains essentially high.

If the frequency  $f_V$  is less than  $f_R$  or if the phase of  $f_V$  is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

V<sub>DD</sub> (Pin 5) - Positive power supply.

**PD<sub>out</sub>** (Pin 6) — Three state output of phase detector for use as loop error signal. Double-ended outputs are also available for this purpose (see  $\phi_V$  and  $\phi_R$ ).


Frequency fy > f $_R$  or fy Leading: Negative Pulses. Frequency fy < f $_R$  or fy Lagging: Positive Pulses. Frequency fy = f $_R$  and Phase Coincidence: High-Impedance State.

Vss (Pin 7) — Circuit, Ground.

**LD (Pin 8)** — Lock detector signal. High level when loop is locked (f $_{\rm R}$ , f $_{\rm V}$  of same phase and frequency). Pulses low when loop is out of lock.

 $f_{in}$  (Pin 9) — Input to + N portion of synthesizer.  $f_{in}$  is typically derived from loop VCO and is AC coupled into Pin 9. For larger amplitude signals (standard CMOS Logic levels) DC coupling may be used.

CLOCK, DATA (Pins 10 and 11) — Shift register clock and data input. Each low-to-high transition clocks one bit into the on-chip 16-bit shift register. The data is presented on the DATA input at the time of the positive clock transition. The DATA input provides programming information for the 14-bit + N counter and the two switch signals SW1 and SW2. The entry format is as follows:



**ENABLE (Pin 12)** — When high ("1") transfers contents of the shift register into the latches, and to the programmable counter inputs, and the switch outputs SW1 and SW2. When low ("0") inhibits the above action and thus allows changes to be made in the shift register data without affecting the counter programming and switch outputs. An on-chip pull-up establishes a continuously high level for ENABLE when no external signal is applied to Pin 12.


SW1, SW2 (Pins 13 and 14) — SW1 and SW2 provide latched open drain outputs corresponding to data bits numbers one and two. These will typically be used for band switch functions. A logic one will cause the output to assume a high-impedance state, while a logic zero will cause an output logic zero.


REFout (Pin 15) — Buffered output of on-chip reference oscillator or externally provided reference-input signal.

OSC<sub>out</sub>, OSC<sub>in</sub> (Pins 16 and 17) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.

## 6


### SWITCHING WAVEFORMS






Data Latched

FIGURE 7 — TEST CIRCUIT




### PHASE LOCKED LOOP - LOW PASS FILTER DESIGN



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NR_{1}C}}$$

$$\xi = \frac{N\omega_{n}}{2K_{\phi}K_{VCO}}$$


$$F(s) = \frac{1}{R_{1}CS + 1}$$



$$\omega_{\eta} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R_1 + R_2)}}$$

$$\xi = 0.5\omega_{\eta} \left(R_2C + \frac{N}{K_{\phi}K_{VCO}}\right)$$

$$F(s) = \frac{R_2CS + 1}{S_2(R_2C_1 + R_2C_2) + 1}$$



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR_{1}}}$$

$$\xi = \frac{\omega_{n}R_{2}C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R_2CS + 1}{R_1CS}$$

NOTE: Sometimes  $R_1$  is split into two series resistors each  $R_1+2$ . A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value of  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_n$ .

DEFINITIONS: N = Total Division Ratio in feedback loop

 $K_{\phi} = V_{DD}/4\pi$  for  $PD_{out}$  $K_{\phi} = V_{DD}/2\pi$  for  $\phi V$  and  $\phi R$ 

 $K_{\phi} = V_{DD}/2\pi \text{ for } \phi_V$   $K_{VCO} = \frac{2\pi\Delta f_{VCO}}{2\pi}$ 


for a typical design  $\omega_{\text{II}} \cong \frac{2\pi \, \text{fr}}{10}$  (at phase detector input),

1 ≘ ح


### RECOMMENDED FOR READING:


Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.
Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.
Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design, New York, Wiley-Interscience, 1976.
Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.
Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.
Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

FIGURE 8
PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The P<sub>D</sub> output state is equal to either V<sub>DD</sub> or V<sub>SS</sub> when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.





### MC145155-1

### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing  $50~\mu A$  at CMOS logic levels may be direct or dc coupled to OSC $_{in}$ . In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC $_{in}$  may be used. OSC $_{out}$ , an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

### **DESIGN AN OFF-CHIP REFERENCE**

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

### USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For V<sub>DD</sub>=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic  $C_L$  values. The shunt load capacitance,  $C_L$ , presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1 + C2}$$

where C<sub>in</sub> = 5 pF (see Figure C)
C<sub>Out</sub> = 6 pF (see Figure C)
C<sub>a</sub> = 5 pF (see Figure C)
C<sub>O</sub> = The crystal's holder capacitance
(see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the  $OSC_{in}$  and  $OSC_{out}$  pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for  $C_{in}$  and  $C_{out}$ .

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

### RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




\* May be deleted in certain cases. See text.

### FIGURE B - EQUIVALENT CRYSTAL NETWORKS

Values are supplied by crystal manufacturer (parallel resonant crystal)

# FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER





## MC145156-1

## **Advance Information**

### SERIAL INPUT PLL FREQUENCY SYNTHESIZER

The MC145156-1 is programmed by a clocked, serial input, 19-bit data stream. The device features consist of a reference oscillator, selectable-reference divider, digital-phase detector, 10-bit programmable divide-by-N counter, 7-bit programmable divide-by-A counter and the necessary shift register and latch circuitry for accepting the serial input data. When combined with a loop filter and VCO, the MC145156-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and MC145156-1.

The MC145156-1 offers improved performance over the MC145156. Modulus Control output drive has been increased and the ac characteristics have been improved. Input current requirements have also been modified.

General Purpose Applications:

CATV Two-AM/FM Radios TV T

Two-Way Radios
TV Tuning


Scanning Receivers Amateur Radio


- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation with Buffered Output
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- Lock Detect Signal
- Two Open-Drain Switch Outputs
- Dual Modulus/Serial Programming
- 8 User-Selectable ÷ R Values 8, 64, 128, 256, 640, 1000, 1024, 2048
- $\rightarrow$  N Range = 3 to 1023,  $\rightarrow$  A Range = 0 to 127
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single Ended (Three-State)
   Double Ended
- Chip Complexity: 6504 FETs or 1626 Equivalent Gates

## HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

SERIAL INPUT PLL
FREQUENCY SYNTHESIZER





This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Parameter  DC Supply Voltage	Value	Unit
DC Supply Voltage		
DC Supply Voltage	-0.5 to $+10$	V
Input or Output Voltage (DC or Transient)	$-0.5$ to $V_{DD} + 0.5$	V
Input or Output Current (DC or Transient), per Pin	± 10	mΑ
Supply Current, VDD or VSS Pins	± 30	mΑ
Power Dissipation, per Package†	500	mW
Storage Temperature	-65 to +150	°C
Lead Temperature (8-Second Soldering)	260	°C
	Input or Output Current (DC or Transient), per Pin Supply Current, V <sub>DD</sub> or V <sub>SS</sub> Pins Power Dissipation, per Package† Storage Temperature	$ \begin{array}{llllllllllllllllllllllllllllllllllll$

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

†Power Dissipation Temperature Derating: Plastic "P" Package: - 12 mW/°C from 65°C to 85°C Ceramic "L" Package: No derating

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

This device contains circuitry to protect
the inputs against damage due to high
static voltages or electric fields; however,
it is advised that normal precautions be
taken to avoid applications of any voltage
higher than maximum rated voltages to
this high-impedance circuit. For proper
operation it is recommended that V <sub>IN</sub> and
Vout be constrained to the range
V <sub>SS</sub> ≤(V <sub>in</sub> or V <sub>out</sub> )≤V <sub>DD</sub> .
Unused inputs must always be tied to

an appropriate logic voltage level (e.g., either VSS or VDD).


er i de la companya de la companya de la companya de la companya de la companya de la companya de la companya	-40°C			25°C		85	1000			
Characteristic	Symbol	$V_{DD}$	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	V <sub>DD</sub>		3	9	3		9	3	. 9	IV I
Output Voltage 0 Level	- VOL	3	_	0.05	_	0.001	0.05		0.05	V
V <sub>in</sub> =0 V or V <sub>DD</sub>		-5		0.05		0.001	0.05	, <del>-</del> -	0.05	
l <sub>out</sub> ≈0 μA		9	J	0.05		0.001	0.05	-	0.05	
1 Level	VOH	3	2.95	- yeş	2.95	2.999		2.95	; <del></del> -	
		5	4.95	-	4.95	4.999		4.95	-	
	2 18 (17)	9	8.95		8.95	8.999	-	8.95	-	
Input Voltage 0 Level	V <sub>IL</sub>	3	_	0.9		1.35	0.9	- "	0.9	V
$V_{out} = 0.5 \text{ V or } V_{DD} - 0.5 \text{ V}$		5		1.5		2.25	1.5		1.5	1. 4.7.
(All Outputs Except OSCout)		9	_	2.7	_	4.05	2.7		2.7	
1 Level	ViH	3	2.1	-	. 2.1	1.65	- '	2.1	-	-
		5	3.5	-	3.5	2.75	_	3.5	-	
		9	6.3	11 - 11	6.3	4.95		6.3	-	
Output Current - Modulus Control	ЮН		[		No. 10 11				1.50	mA.
V <sub>out</sub> = 2.7 V Source		3	- 0.60	-	- 0.50	- 1.5		- 0.30		
$V_{out} = 4.6 \text{ V}$		5	- 0.90	-	- 0.75	- 2.0		- 0.50	-	ŀ
$V_{out} = 8.5 \text{ V}$		9	- 1.50		- 1.25	- 3.2		- 0.80	-	
$V_{out} = 0.3 V$ Sink	, lOL	3	1.30	-	1.10	5.0	-	0.66		ŀ
$V_{out} = 0.4 V$		5	1.90		1.70	6.0	. –	1.08	1	
V <sub>out</sub> =0.5 V		19 ,	3.80		3.30	10.0		2.10		
Output Current - SW1, SW2	loL					100	4.50		100	mA
$V_{out} = 0.3 V$ Sink	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	3 :	0.80	-	0.48	3.0	1-	0.24		
$V_{out} = 0.4 \text{ V}$	i.	5 -	1.50	_	0.90	3.6	. "' — j	0.45		
V <sub>out</sub> =0.5 V	L	9.	3.50		2.10	6.0		1.05		
Output Current — Other Outputs	Іон				100		Ç.			, , mA .
V <sub>out</sub> = 2.7 V Source		3	-0.44	-	- 0.35	- 1.0		-0.22	-	
$V_{out} = 4.6 \text{ V}$		5 '	-0.64	- "	- 0.51	-1.2		-0.36	-	
V <sub>out</sub> =8.5 V		9	- 1.30		- 1:00°	- 2.0		- 0.70	1	
V <sub>out</sub> =0.3 V Sink	loL	3	0.44		0.35	1.0	_	0.22	~	
$V_{out} = 0.4 V$		5	0.64	* <del>-</del> .	0.51	1.2	-	0.36	-	15.1
$V_{out} = 0.5 \text{ V}$		9	1.30	_	1.00	2.0	-	0.70		
Input Current - Data, Clock	lin	9	<u> </u>	± 0.3	. · · · -	± 0.00001	± 0.1	-	± 1.0	μΑ
Input Current - fin, OSCin	lin	9	-:	± 50		± 10	± 25		± 22	μΑ
Input Current — Other Inputs	lін	9 9		0.3		0.00001	0.1	-	1.0	μΑ
(with Pullups)	1 <sub>IL</sub>	9	_	- 400		- 90	- 200	-	- 170	
Input Capacitance	Cin	_	_	10	- :	6	10	-	10	pF
3-State Output Capacitance -	C <sub>out</sub>		_	10		6	10	-	10	pF
PDout	out									
Quiescent Current	l <sub>DD</sub>	3	J _ 1 3 7	800		200 - 1	800	~	1600	μΑ
V <sub>in</sub> =0 V or V <sub>DD</sub>	المال	. 45	-	1200		: 300	1200		2400	45
$I_{Out} = 0 \mu A$		9	. <del>.</del>	1600	,	400	1600	-	3200	
3-State Leakage Current - PDout	loz	9		+ 0.3	=.	± 0.0001	± 0.1	_	± 3.0	μΑ
V <sub>out</sub> =0 V or 9 V	02						- 154		- <del>-</del>	
Off-State Leakage Current —	loz	9		0.3	_	0.0001	0.1	-	3.0	μΑ
SW1, SW2 - V <sub>out</sub> =9 V	102		2000	0.0		1	~		0.0	" \" \" \


## MC145156-1


SWITCHING CHARACTERISTICS (TA = 25°C, C1 = 50 pF)

Characteristic	Symbol	$V_{DD}$	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 1 and 7)	t <sub>TLH</sub>	- 3		50	-115	ns
		5	-	30	60	
		9	-	20	40	
Output Fall Time, Modulus Control (Figures 1 and 7)	tTHL	3	_	25	60	ns
경화장 어린테 그림 생생이 보니라 그렇게 하셨다.		5		17	34	
		9	- 5,7	15	30	1.0
Output Rise and Fall Time, LD, φV, φR (Figures 1 and 7)	tTLH,	3		60	140	ns
그리겠다. 이번 이번 그리는 아이를 함께 되고 있다. 이	tTHL	5		40	80	
		9	- 1	30	60	14.
Propagation Delay Time	tPLH,	3	_	55	125	ns
fin to Modulus Control (Figures 2 and 7)	tPHL	5	<u>*-</u> -	40	80	100
보겠습니 맛에 건강하 하시다 얼룩되는 하나요. 그는 그		9	15 <b>2</b> 0 J	- 25	50	
Propagation Delay Time	tPHL	3	5 <del>-</del> 1 - 1	40	-100	ns
Enable to SW1, SW2 (Figures 2 and 7)		- 5		25	40	
		9	;	15	25	
Setup Times	t <sub>su</sub>	3	30	12		ns
Data to Clock (Figure 3)		5	20	10	_	4
		9 '	18	9	- "	
Clock to Enable (Figure 3)		3	70	. 30	_	1
		5	32	16	-	
		9	25	12	_	ŀ
Hold Time	t <sub>h</sub>	3	12	8	-	ns
Clock to Data (Figure 3)		- 5	12	- 6	-	
	1.0	9	15	- 5	<u>-</u>	
Recovery Time	t <sub>rec</sub>	3	5	- 15	-	ns
Enable to Clock (Figure 3)		5	10	-8	-	
		9 1	20	. 0	-	
Output Pulse Width	t <sub>wφ</sub>	3	25	100	175	ns
$\phi R$ , $\phi V$ with $f_R$ in Phase With $f_V$ (Figures 4 and 7)	alia jeles	5	20	60	100	
		9	10	40	70	
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3	_	20	5	μS
Any Input (Figure 5)		5		5	.2	
		9		2	0.5	
Input Pulse Width, Enable, Clock (Figure 6)	t <sub>W</sub>	3	40	30	-	ns
		5	35	20	- '	
		9	25	15	-	1


GRAPH 1 - OSC $_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE








GRAPH 2 — OSC<sub>in</sub> AND f<sub>in</sub> MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS





<sup>\*</sup>Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

### PIN DESCRIPTIONS

RA0, RA1, RA2 (Pins 20, 1, and 2) — These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below:

Refe	rence Ad Code	dress	Total
RA2	RA1	RA0	Divide Value
0	0	-0	8
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	640
1	0	1	1000
1	1	0	1024
1	1	1.	2048

 $\phi$ V,  $\phi$ R (Pins 3 and 4) — These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD<sub>out</sub>).

If frequency fy is greater than f $_R$  or if the phase of fy is leading, then error information is provided by  $\phi_V$  pulsing low.  $\phi_R$  remains essentially high.

If the frequency fy is less than fR or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low.  $\phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

V<sub>DD</sub> (Pin 5) - Positive power supply.

**PD<sub>out</sub>** (Pin 6) — Three state output of phase detector for use as loop error signal. Double-ended outputs are also available for this purpose (see  $\phi_V$  and  $\phi_R$ ).

Frequency  $f_V > f_R$  or  $f_V$  Leading: Negative Pulses Frequency  $f_V < f_R$  or  $f_V$  Lagging: Positive Pulses Frequency  $f_V = f_R$  and Phase Coincidence: High-Impedance State


Vss (Pin 7) - Circuit Ground.

MODULUS CONTROL (Pin 8) — Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the + A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the + N counter has counted the rest of the way down from its programmed value (N - A additional counts since both + N and + A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N<sub>T</sub>) =  $N \bullet P + A$  where P and P + 1 represent the dual modulus prescaler divide values respectively for low and high modulus control levels; N the number programmed into the + N counter and A the number programmed into the + A counter.

LD (Pin 9) — Lock detector signal. High level when loop is locked (f<sub>R</sub>, f<sub>V</sub> of same phase and frequency). Pulses low when loop is out of lock.

 $f_{in}\,(Pin~10) - Input to the positive edge triggers + N and + A counters. <math display="inline">f_{in}$  is typically derived from a dual modulus prescaler and is AC coupled into Pin 10. For larger amplitude signals (standard CMOS logic levels) DC coupling may be used.

CLOCK, DATA (Pins 11 and 12) — Shift register clock and data input. Each low-to-high transition clocks one bit into the on-chip 19-bit shift register. The data is presented on the DATA input at the time of the positive clock transition. The DATA input provides programming information for the 10-bit + N counter, the 7-bit + A counter and the two switch signals SW1 and SW2. The entry format is as follows:



**ENABLE (Pin 13)** — When high ("1") transfers contents of the shift register into the latches, and to the programmable counter inputs, and the switch outputs SW1 and SW2. When low ("0") inhibits the above action and thus allows changes to be made in the shift register data without affecting the counter programming and switch outputs. An on-chip pull-up establishes a continuously high level for ENABLE when no external signal is applied to Pin 13.


SW1, SW2 (Pins 14 and 15) — SW1 and SW2 provide latched open drain outputs corresponding to data bits numbers one and two. These will typically be used for band switch functions. A logic one will cause the output to assume a high-impedance state, while a logic zero will cause an output logic zero.


TEST (Pin 16) — Used in manufacturing. Must be left open or tied to VSS.


**REF<sub>out</sub>** (Pin 17) — Buffered output of on-chip reference oscillator or externally provided reference-input signal.


OSC<sub>out</sub>, OSC<sub>in</sub> (Pins 18 and 19) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.


### SWITCHING WAVEFORMS















FIGURE 7 - TEST CIRCUIT



### PHASE LOCKED LOOP - LOW PASS FILTER DESIGN

$$\omega_{\text{n}} = \sqrt{\frac{K_{\phi}K_{VCO}}{NR_{1}C}}$$

$$\xi = \frac{N\omega_{\text{n}}}{2K_{\phi}K_{VCO}}$$


$$F(s) = \frac{1}{R_{1}CS + 1}$$

B) 
$$PD_{out} \circ \longrightarrow R_1 \longrightarrow VCO$$
 $\phi_{RO} \longrightarrow R_2 \longrightarrow C$ 
 $\downarrow C$ 

$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R_{1} + R_{2})}}$$

$$\xi = 0.5\omega_{n} \left(R_{2}C + \frac{N}{K_{\phi}K_{VCO}}\right)$$

$$F(s) = \frac{R_{2}CS + 1}{R_{\phi}K_{VCO}}$$



$$\omega_{n} = \sqrt{\frac{\kappa_{\phi}\kappa_{VCO}}{NCR_{1}}}$$

$$\xi = \frac{\omega_{n}R_{2}C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R_2CS + 1}{R_1CS}$$

NOTE: Sometimes  $R_1$  is split into two series resistors each  $R_1 + 2$ . A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value of  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_n$ .


DEFINITIONS: N = Total Division Ratio in feedback loop 
$$\begin{split} K_{\varphi} &= V_{DD}/4\pi & \text{for } PD_{out} \\ K_{\varphi} &= V_{DD}/2\pi & \text{for } \varphi_{V} \text{ and } \varphi_{R} \\ K_{VCO} &= \frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}} \\ \text{for a typical design } \omega_{D} &\cong \frac{2\pi f_{I}}{10} \text{ (at phase detector input),} \end{split}$$

**ድ** ≅ 1

### RECOMMENDED FOR READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.
Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.
Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.
Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.
Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.
Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

# FIGURE 8 PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The PD output state is equal to either VDD or VSS when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

## **DUAL MODULUS PRESCALING**

For the following text, the dash number has been omitted from the part number for simplicity.

The technique of dual modulus prescaling is well established as a method of achieving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P + 1 in the prescaler for the required amount of time (see modulus control definition). The MC145156 contains this feature and can be used with a variety of dual modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P+1 divide values in the range of  $\pm 3/\pm 4$  to  $\pm 128/\pm 129$  can be controlled by the MC145156.

Several dual modulus prescaler approaches suitable for use with the MC145156 are given in Figure 9. The approaches range from the low cost +15/+16, MC3393P device capable of system speeds in excess of 100 MHz to the MC12000 series having capabilities extending to greater than 500 MHz. Synthesizers featuring the MC145156 and dual modulus prescaling are shown in Figures 10 and 11 for two typical applications.

## DESIGN GUIDELINES APPLICABLE TO THE MC145156

The system total divide value (N<sub>total</sub>) will be dictated by the application, i.e.

N is the number programmed into the + N counter; A is the number programmed into the + A counter. P and P+1 are the two selectable divide ratios available in the two modulus prescalers. To have a range of N<sub>total</sub> values in sequence, the + A counter is programmed from zero through P-1 for a particular value N in the divide N counter. N is then incremented to N+1 and the + A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for  $N_{total}.$  These values are a function of P and the size of the +N and +A counters. The constraint  $N \geq A$  always applies. If  $A_{max} = P-1$  then  $N_{min} \geq P-1$ . Then  $N_{total-min} = (P-1)$  P +A or (P-1) P since A is free to assume the value of zero.

$$N_{total-max} = N_{max} \cdot P + A_{max}$$

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P+1 input cycles. The prescaler should divide by P when its modulus control line is high and by P+1 when its modulus control is low.

For the maximum frequency into the prescaler ( $f_{VCO}$  max), the value used for P must be large enough such that:

A.  $f_{\rm VCO}$  max divided by P may not exceed the frequency capability of Pin 10 of the MC145156.

- B. The period of f<sub>VCO</sub>, divided by P, must be greater than the sum of the times:
  - a. Propagation delay through the dual modulus prescaler.
  - b. Prescaler setup or release time relative to its modulus control signal.
  - c. Propagation time from  $f_{in}$  to the modulus control output for the MC145156.

A sometimes useful simplification in the MC145156 programming code can be achieved by choosing the values for P of 8, 16, 32, 64 or 128. For these cases, the desired value for Ntotal will result when Ntotal in binary is used as the program code to the +N and +A counters treated in the following manner:


- A. Assume the + A counter contains "b" bits where 2<sup>b</sup>
- B. Always program all higher order + A counter bits above "b" to zero.
- C. Assume the + N counter and the + A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+b bits in length. The MSB of this "hypothetical" counter is to correspond to the MSB of + N and the LSB is to correspond to the LSB of + A. The system divide value, Ntotal, now results when the value of Ntotal in binary is used to program the "New" 10+b bit counter.

FIGURE 9 — HIGH FREQUENCY DUAL MODULUS PRESCALERS FOR USE WITH THE MC145156

	MC12009	÷ 5/ ÷ 6	440 MHz Min
	MC12011	÷ 8/ ÷ 9	500 MHz Min
	MC12013	÷ 10/ ÷ 11	500 MHz Min
	MC12015	÷ 32/ ÷ 33	225 MHz Min
	MC12016	÷ 40/ ÷ 41	225 MHz Min
	MC12017	÷ 64/ ÷ 65	225 MHz Min
	* MC12018	÷ 128/ ÷ 129	520 MHz Min
ĺ	MC3393	÷ 15/ ÷ 16	140 MHz Typ

<sup>\*</sup>Proposed introduction


By using two devices several dual modulus values are achievable:



		4
MC12009	MC12011	MC12013
+ 20/ + 21	+32/+33	+40/+41
+50/+51	+80/+81	+ 100/ + 101
+40/+41	+64/+65	
or	or	+80/+81
+80/+81	+ 128/ + 129	
	MC12009 +20/+21 +50/+51 +40/+41 or	MC12009 MC12011 +20/+21 +32/+33 +50/+51 +80/+81 +40/+41 +64/+65 or or


NOTE: MC12009, MC12011 and MC12013 are pin equivalent MC12015, MC12016, and MC12017 are pin equivalent.

FIGURE 10 — AVIONICS NAV AND COM SYNTHESIZER



NOTES:

1) for NAV: FR = 50 kHz, + R = 64 using 10.7 MHz lowside injection, Ntotal = 1946-2145 for COM-T FR = 25 kHz, + R = 128 using 21.4 MHz highside injection, Ntotal = 4720-5439 for COM-R FR = 25 kHz, + R = 128 using 21.4 MHz highside injection, Ntotal = 6750-6296 20.5 4 + 22/1-33 dual modulus approach is provided by substituting an MC12011 (+ 8H.+9) for the MC12013. The devices are pin equivalent. 3) A 6.4 MHz oscillator crystal can be used by selecting + R = 128 (code 010) for NAV and + R = 256 (code 011) for COM



# .

### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

## USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50 µA at CMOS logic levels may be direct or dc coupled to OSC<sub>in</sub>. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC<sub>in</sub> may be used. OSC<sub>Out</sub>, an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

## DESIGN AN OFF-CHIP REFERENCE

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

## USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For V<sub>DD</sub>=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic  $C_L$  values. The shunt load capacitance,  $C_L$ , presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1 + \overline{C2}}$$

where  $C_{in} = 5 \text{ pF (see Figure C)}$  $C_{out} = 6 \text{ pF (see Figure C)}$ 

Coa = 5 pF (see Figure C)
Co = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSCin and OSCout pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cin and Cout.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1=0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters. many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp. Crystek Crystal	3605 McCart St., Ft. Worth, TX 76110 1000 Crystal Dr., Ft. Myers, FL 33906	(817) 921-3013 (813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

## RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




\*May be deleted in certain cases. See text.

FIGURE B - EQUIVALENT CRYSTAL NETWORKS

Values are supplied by crystal manufacturer (parallel resonant crystal).

FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER



# MC145157-1 MC145158-1

## **Advance Information**

## SERIAL INPUT PLL FREQUENCY SYNTHESIZERS

The MC145157-1 and MC145158-1 have fully programmable 14-bit reference counters, as well as fully programmable  $\div$  N (MC145157-1) and  $\div$  N/  $\div$  A (MC145158-1) counters. The counters are programmable serially through a common data input and latched into the appropriate counter latch, according to the last data bit (control bit) entered.

When combined with a loop filter and VCO, these devices can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed-divide prescaler can be used between the VCO and the PLL for the MC145157-1 and a dual-modulus prescaler for the MC145158-1.

The MC145157-1 and MC145158-1 offer improved performance over the MC145157 and MC145158. Modulus Control output drive has been increased and the ac characteristics have been improved. Input current requirements have also been modified.

General Purpose Applications:

General Purpose Ap CATV AM/FM Radios Two-Way Radios TV Tuning Scanning Receivers Amateur Radio

- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- Fully Programmable Reference and ÷ N Counters
- ÷ R Range = 3 to 16383
- + N Range = 3 to 16383 for the MC145157-1
   3 to 1023 for the MC145158-1
- Dual Modulus Capability for the MC145158-1
   A Range=0 to 127
- f<sub>v</sub> and f<sub>r</sub> Outputs
- Lock Detect Signal
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- "Linearized" Digital Phase Detector
- Single-Ended (Three-State) or Double-Ended Phase Detector Outputs

# HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

SERIAL INPUT PLL FREQUENCY SYNTHESIZER






MC145157L1 MC145158L1 CERAMIC PACKAGE CASE 620 MC145157P1 MC145158P1 PLASTIC PACKAGE CASE 648

## PIN ASSIGNMENT

## MC145157-1




## MC145158-1

osc <sub>in</sub>		16	φR
osc <sub>out</sub> [	2	15 <b>j</b>	φV
f <sub>V</sub> E	3	14	REFout
V <sub>DD</sub>	4	13	fR
PDout	5	12	Modulus Control
v <sub>SS</sub> <b>c</b>	6	11	Enable
LD F	7	10 0	Data


9 Clock

This is advance information and specifications are subject to change without notice.

## MC145157-1



## MC145158-1



Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +10	·V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient).	-0.5 to V <sub>DD</sub> +0.5	. V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	·mΑ
PD	Power Dissipation, per Packaget	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C -
Tı	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

Ceramic "L" Package: No derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range VSS ≤ (Vin or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

			-4	0°C		25°C		85	°C	
Characteristic	Symbol	V <sub>DD</sub>	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	VDD	-	3	.9	3 -	-	9	3	9	V
Output Voltage 0 Level	VOL	3		0.05	-	0.001	0.05		0.05	ν.
Vin=0 V or VDD	02.	5	_	0.05	-	0.001	0.05		0.05	
l <sub>out</sub> ≈0 μA		9	- "	0.05	-	0.001	0.05	-	0.05	
1 Level	VOH	3	2.95	_	2.95	2.999		2.95	10 ji — 11	-
		5	4.95	ĺ –	4.95	4.999	-	4.95	- "	
		9	8.95		8.95	8.999		8.95	_	
Input Voltage 0 Level	V <sub>IL</sub>	3		0.9	-	1.35	0.9		0.9	V
V <sub>out</sub> = 0.5 V <sub>oor</sub> V <sub>DD</sub> - 0.5 V		5	- 1	1.5	-	2.25	1.5		1.5	
(All Outputs Except OSCout)		9	-	2.7		4.05	2.7		2.7	-
1 Level	VIH	3	2.1	-	2.1	1.65	-	2.1	-	
		5	3.5	· · –	3.5	2.75	- "	3,5	-	
The state of the s		9	6.3		6.3	4.95		6.3		
Output Current - Modulus Control	lон		13.1						N .	mΑ
V <sub>out</sub> = 2.7 V Source	1	3	- 0.60		- 0.50	- 1.5		- 0, 30	-	
V <sub>out</sub> = 4.6 V		5	- 0.90	1-1	- 0.75	- 2.0		- 0.50	-	
V <sub>out</sub> = 8.5 V		9	~ 1.50	_	- 1.25	- 3.2	-	- 0.80		
V <sub>out</sub> =0.3 V Sink	lOL	3	1.30	1 J <del>.</del>	1.10	5.0	-	0.66		
V <sub>out</sub> = 0.4 V	1	5	1.90		1.70	6.0	-	1.08		
V <sub>out</sub> =0.5 V		9	3.80	_	3.30	10.0		2:10		
Output Current — Other Outputs	ЮН			4		1		1.5		mΑ
V <sub>out</sub> =2.7 V Source	- 1	3	-0.44		- 0.35	- 1.0	-	- 0.22	-	
V <sub>out</sub> =4.6 V	1.1	5	- 0.64	-	- 0.51	-1.2	- 1	- 0.36	1 - 1	
V <sub>out</sub> =8.5 V		9	- 1.30		- 1.00	- 2.0		- 0.70		
V <sub>out</sub> =0.3 V Sink	IOL	3	0.44	1 to 1 - 1 to 1	0.35	1.0	-	0.22	-	
V <sub>out</sub> = 0.4 V	1.4	5	0.64	-	0.51	1.2	-	0.36	-	
V <sub>out</sub> =0.5 V		.9	1.30		1.00	2.0		0.70	-	
Input Current - Data, Clock, Enable	lin	9	<u> </u>	±0.3		± 0.00001	± 0.1	_	± 1.0	μΑ
Input Current - fin, OSCin	lin ii.	9		± 50	5 y-	± 10	± 25	1-7	± 22	μΑ
Input Capacitance	Cin			10	- :	6	10 .		: - ; 10	pF
3-State Output Capacitance — PDout	Cout			10	- :	6	10		10	pF
Quiescent Current	IDD	3		800	_	200	800	_	1600	μΑ
V <sub>in</sub> = 0 V or V <sub>DD</sub>		5	4.3	1200	. –	300	1200	~	2400	
$I_{out} = 0 \mu A$		. 9	_	1600	-	400	1600		3200	
3-State Leakage Current — PD <sub>out</sub> V <sub>out</sub> =0 V or 9 V	loz	9	_	± 0.3	-	± 0.0001	± 0.1	-	± 3.0	μА

6

<sup>†</sup>Power Dissipation Temperature Derating:


Plastic "P" Package: - 12 mW/°C from 65°C to 85°C


# MC145157-1, MC145158-1

## SWITCHING CHARACTERISTICS (TA = 25 °C, C1 = 50 pF)


Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 2 and 8)	tTLH	3	-	50	115 .	ns
		5		30	60	
		9		20	40	
Output Fall Time, Modulus Control (Figures 2 and 8)	tTHL	3.		25	60	ns
	1.3.5	5		17	34	1.4
		. 9	1	15	30	
Output Rise and Fall Time, LD, f <sub>V</sub> , f <sub>R</sub> , S/R <sub>out</sub> , $\phi$ V, $\phi$ R (Figures 2 and 8)	tTLH.	3	-	60	140	ns
	tTHL	5	. –	40	80	
		- 9		30	60	
Propagation Delay Time	tPLH,	3	-	55 -	125	ns
f <sub>in</sub> to Modulus Control (Figures 3 and 8)	tPHL .	5	'-	40	80	La .
		9	-	25	50	
Setup Times	t <sub>su</sub>	3	30	12	-	ns
Data to Clock (Figure 4)	11 1 1	- 5	20	10	, — i	7.5
		9	18	9	-	
Clock to Enable (Figure 4)		3	70	30		
		5	. 32	16	_	
	1	9	25	. 12	-	
Hold Time	th	3	12	-8	_	ns
Clock to Data (Figure 4)		5	12	-6	_	
		9	15	-5	-	
Recovery Time	t <sub>rec</sub>	3	.5	- 15		ns
Enable to Clock (Figure 4)		5	10	-8	_	
		9	20	0	-	
Output Pulse Width	t <sub>wφ</sub>	3	25	100	175	- ns
$\phi_R$ , $\phi_V$ with $f_R$ in Phase with $f_V$ (Figures 5 and 8)		5	20	60	.100	
		9	10	40	70	
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3	-	20	5	μS
Any Input (Figure 6)		5	-	5	2	
	-	9 ,		2	0.5	-
Input Pulse Width, Enable, Clock (Figure 7)	. t <sub>w</sub>	3.	40	30	-	ns
		5	35	20	i –	
	1	9	25	15	_	1

GRAPH 1 — OSCin AND fin MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE





GRAPH 2 - OSC $_{\rm in}$  AND  $f_{\rm in}$  MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS



<sup>\*</sup> Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

## MC145157-1, MC145158-1

## PIN DESCRIPTIONS

For the following text, the dash number has been omitted from the part number for simplicity.


#### **INPUTS**

 $OSC_{in}, OSC_{Out}$  (Pins 1, 2) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from  $OSC_{in}$  to ground and  $OSC_{out}$  to ground.  $OSC_{in}$  may also serve as the input for an externally-generated reference signal. This signal will typically be AC coupled to  $OSC_{in}$ , but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to  $OSC_{out}$ .


 $f_{in}$  (Pin 8) — Input frequency from VCO output. A rising edge signal on this input decrements the + N counter (+ A or + N counter for the MC145158). This input has an inverter biased in the linear region to allow use with AC signals as low as 500 mV p-p or with a square wave of Vpp to Vss.

Clock, Data (Pins 9, 10) — Shift register clock and data input. Each low-to-high transition of the clock shifts one bit of data into the on-chip shift registers. The last data bit entered determines which counter storage latch is activated; a logic one selects the reference counter latch and a logic zero selects the + N counter latch (+ A, + N counter latch for the MC145158). The data entry format is as follows:

MC145157 ÷ R and ÷ N Data Input MC145158 ÷ R Data Input



MC145158 ÷ A, + N Data Input



#### **OUTPUTS**

 $f_R$ ,  $f_V$  (Pins 13, 3) — Divided reference and  $f_{in}$  frequency outputs. The  $f_R$  and  $f_V$  outputs are connected internally to the +R and +N counter outputs respectively, allowing the counters to be used independently, as well as monitoring the phase detector inputs.

**PD<sub>out</sub> (Pin 5)** — Single ended (three-state) phase detector output. This output produces a loop error signal that is used with a loop filter to control a VCO. This phase detector output is described below and illustrated in Figure 9.

Frequency fy>f\_R or fy Leading: Negative Pulses Frequency fy<f\_R or fy Lagging: Positive Pulses Frequency fy=f\_R and Phase Coincidence: High-Impedance State

 $\phi_R$ ,  $\phi_V$  (Pins 16, 15) — Double-ended phase detector outputs. These outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD<sub>Qut</sub>).

If frequency fy is greater than fg or if the phase of fy is leading, then error information is provided by  $\phi_V$  pulsing low.  $\phi_R$  remains essentially high (see Figure 9 for illustration).

If the frequency fy is less than f<sub>R</sub> or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low;  $\phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

S/R<sub>out</sub> (Pin 12 of the MC145157) — Shift register output. This output can be connected to an external shift register to provide band switching, control information, and counter programming code checking.

Modulus Control (Pin 12 of the MC145158) - Modulus control output. This output generates a signal by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the + A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the + N counter has counted the rest of the way down from its programmed value (N - A additional counts since both + N and + A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value  $(N_T) = N \cdot P + A$  where P and P + 1 represent the dual modulus prescaler divide values respectively for high and low modulus control levels, N the number programmed into the + N counter and A the number programmed into the + A counter. Note that when a prescaler is needed, the dual modulus version offers a distinct advantage. The dual modulus prescaler allows a higher reference frequency at the phase detector input, increasing system performance capability, and simplifying the loop filter

LD (Pin 7) — Lock detect signal. This output is at a high logic level when the loop is locked (f<sub>R</sub>, fy of same phase and frequency), and pulses low when the loop is out of lock.

REFout (Pin 14) — Buffered reference oscillator output. This output can be used as a second local oscillator, reference oscillator to another frequency synthesizer, or as the system clock to a microprocessor controller.

#### CONTROLS

**Enable (Pin 11)** — Latch Enable Input. A logic high on this pin latches the data from the shift register into the reference divider or + N, + A latches depending on the control bit. The reference divider latches are activated if the control bit is at a logic high and the + N, + A latches are activated if the control bit is at a logic low. A logic low on this pin allows the user to change the data in the shift registers without affecting the counters.

## **DUAL MODULUS PRESCALING**

The technique of dual modulus prescaling is well established as a method of achieving high performance frequency

synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P + 1 in the prescale for the required amount of time (see modulus control definition). The MC145158 contains this feature and can be used with a variety of dual modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P + 1 divide values in the range of +3/+4 to +128/+129 can be controlled by the MC145158.

Several dual modulus prescaler approaches suitable for use with the MC145158 are given in Figure 1. The approaches range from the low cost  $\pm 15/\pm 16$ , MC3393P device capable of system speeds in excess of 100 MHz to the MC12000 series having capabilities extending to greater than 500 MHz.

## DESIGN GUIDELINES APPLICABLE TO THE MC145158

The system total divide value (N<sub>total</sub>) will be dictated by the application, i.e.

$$N_{total} = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N \bullet P + A$$

N is the number programmed into the  $\pm$  N counter, A is the number programmed into the  $\pm$  A counter. P and P+1 are the two selectable divide ratios available in the two modulus prescalers. To have a range of Ntotal values in sequence, the  $\pm$  A counter is programmed from zero through P-1 for a particular value N in the  $\pm$  N counter. N is then incremented to N+1 and the  $\pm$  A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for  $N_{total}$ . These values are a function of P and the size of the + N and + A counters. the constraint N  $\geq$  A always applies. If  $A_{max} = P-1$  the  $N_{min} \geq P-1$ . Then  $N_{total-min} = (P-1)$  P + A or (P-1) P since A is free to assume the value of zero.

$$N(total - max) = N_{max} \cdot P + A_{max}$$

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P+1 input cycles. The prescaler should divide by P when its modulus control line is high and by P+1 when its modulus control is low.

For the maximum frequency into the prescaler (F<sub>VCO</sub>max), the value used for P must be large enough such that:

- A. f<sub>VCO</sub> max divided by P may not exceed the frequency capability of Pin 8 of the MC145158.
- B. The period of f<sub>VCO(max)</sub>, divided by P, must be greater than the sum of the times:
  - a. Propagation delay through the dual modulus prescaler.

- b. Prescaler setup or release time relative to its modulus control signal.
- Propagation time from fin to the modulus control output for the MC145158.

A sometimes useful simplification in the MC145158 programming code can be achieved by choosing the values for P of 8, 16, 32, 64 or 128. For these cases, the desired value for  $N_{total}$  will result when  $N_{total}$  in binary is used as the program code to the  $+\,N$  and  $+\,A$  counters treated in the following manner:


- A. Assume the + A counter contains "b" bits where  $2^b =$
- B. Always program all higher order + A counter bits above "b" to zero.
- C. Assume the + N counter and the + A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+ b bits in length. The MSB of this "hypothetical" counter is to correspond to the MSB of + N and the LSB is to correspond to the LSB of +A. The system divide value, N<sub>total</sub>, now results when the value of N<sub>total</sub> in binary is used to program the "New" 10+ b bit counter.


FIGURE 1 — HIGH FREQUENCY DUAL MODULUS PRESCALERS FOR USE WITH THE MC145158

4:-
1in
1in
1in
1in
/lin
/lin
∕lin
yp

<sup>\*</sup> Proposed Introduction 1983

By using two devices several dual modulus values are achievable:








NOTE: MC12009, MC12011 and MC12013 are pin equivalent. MC12015, MC12016, and MC12017 are pin equivalent.


## 6


## SWITCHING WAVEFORMS
















## FIGURE 8 - TEST CIRCUIT



# FIGURE 9 PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The PD output state is approximately equal to either  $V_{DD}$  or  $V_{SS}$  when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

\_\_6\_

# 6

## PHASE LOCKED LOOP - LOW PASS FILTER DESIGN

$$k = \frac{N\omega_n}{2K_{\phi}K_{VCO}}$$

$$\begin{split} \omega_{\Pi} &= \sqrt{\frac{K_{\varphi}K_{VCO}}{NC(R_1 + R_2)}} \\ \mathfrak{f} &= 0.5\omega_{\Pi} \left(R_2C + \frac{N}{K_{\varphi}K_{VCO}}\right) \\ F(s) &= \frac{R_2CS + 1}{S(R_1C + R_2C) + 1} \end{split}$$

C) 
$$PD_{out} \circ \longrightarrow \stackrel{R_1}{\longrightarrow} \stackrel{R_2}{\longrightarrow} \circ \lor C$$

$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR_{1}}}$$

$$\xi = \frac{\omega_{n}R_{2}C}{NCR_{1}}$$

2

Assuming gain A is very large, then:

NOTE: Sometimes  $R_1$  is split into two series resistors each  $R_1+2$ . A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value of  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_R$ .

DEFINITIONS: N = Total Division Ratio in feedback loop  $K_A = VDD/4\pi \text{ for PDout}$ 

 $K_{\phi} = V_{DD}/4\pi$  for PD<sub>Out</sub>  $K_{\phi} = V_{DD}/2\pi$  for  $\phi_{V}$  and  $\phi_{R}$ 

 $K_{VCO} = \frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}}$ 

for a typical design  $\omega_{\rm n} \cong \frac{2\pi \, {\rm fr}}{10}$  (at phase detector input),

<u>ځ</u> ≅ 1

## RECOMMENDED FOR READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.
Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.
Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.
Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.
Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.
Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

## CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

#### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-nompensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50  $\mu$ A at CMOS logic levels may be direct or dc coupled to OSC<sub>in</sub>. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC<sub>in</sub> may be used. OSC<sub>OUt</sub>, an unbuffered output, should be left floating

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

## **DESIGN AN OFF-CHIP REFERENCE**

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

## USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For VDD=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic  $C_L$  values. The shunt load capacitance,  $C_L$ , presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in}+C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1+C2}$$

where  $C_{in}$  = 5 pF (see Figure C)  $C_{out}$  = 6 pF (see Figure C)  $C_{a}$  = 5 pF (see Figure C)

CO = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the  $OSC_{in}$  and  $OSC_{out}$  pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for  $C_{in}$  and  $C_{out}$ .

Power is dissipated in the effective series resistance of the crystal,  $R_{\text{e}}$ , in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1=0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

#### RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.


E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969. D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.




# MC145157-1, MC145158-1

FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT




\* May be deleted in certain cases. See text.

## FIGURE B - EQUIVALENT CRYSTAL NETWORKS



Values are supplied by crystal manufacturer (parallel resonant crystal).

FIGURE C — PARASITIC CAPACITANCES
OF THE AMPLIFIER





## MC145159-1

## **Advance Information**

# SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH ANALOG PHASE DETECTOR

The MC145159-1 has a programmable 14-bit reference counter, as well as programmable divide-by-N/divide-by-A counters. The counters are programmed serially through a common data input and latched into the appropriate counter latch, according to the last data bit (control bit) entered.


When combined with a loop filter and VCO, this device can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operations, a down mixer or a dual modulus prescaler can be used between the VCO and the PLL.


- General Purpose Applications: CATV TV Tuning AM/FM Radios Scanning Receivers
  - Two Way Radios Amateur Radio
- Low Power Consumption3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Dual Modulus
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- ÷ R Range = 3 to 16383
- + N Range = 16 to 1023, + A Range = 0 to 127
- High-Gain Analog Phase Detector


# HIGH-PERFORMANCE CMOS

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH ANALOG PHASE DETECTOR







This document contains information on a new product. Specifications and information herein are subject to change without notice.

## MC145159-1

MAXIMUM RATINGS\* (Voltages Referenced to Vss)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	-0.5 to +10	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	٧
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mΑ
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	mΑ
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to Voc)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS  $\leq$  (Vin or Vout)  $\leq$  VDD.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

	7		- 4	0°C		25°C			85°C		
Characteristic	Symbol	$V_{DD}$	Min	Max	Min	Тур	Max	Min	Max	Units	
Power Supply Voltage Range	$V_{DD}$		3	9	3		9	3	9	V	
Output Voltage 0 Level	VOL	3	_	0.05	_	0.001	0.05	_	0.05	V	
V <sub>in</sub> =0 V or V <sub>DD</sub>	OL 1	5	2.5	0.05		0.001	0.05	_	0.05		
l <sub>out</sub> ≈0 μA		9	-	0.05		0.001	0.05		0.05	lar a	
1 Level	V <sub>OH</sub>	. 3.	2.95		2.95	2.999		2.95	· _ ·	İ	
		5	4.95	_	4.95	4.999		4.95			
		9	8.95	_	8.95	8.999		8.95	1		
∆Voltage, V <sub>CH</sub> – V <sub>APDout</sub> I <sub>APDout</sub> ≈0 μA	∆V :	- <del>-</del> -			x	gravije.	1.05		1.	V	
Input Voltage 0 Level	VII	. 3	_	0.9	-	1.35	0.9		0.9	V	
$V_{OUT} = 0.5 \text{ V or } V_{DD} - 0.5 \text{ V}$		5		1.5	-	2.25	1.5		1.5	<b>i</b> .	
(All Outputs Except OSCout)		9	-	2.7	_	4.05	2.7		2.7	11.	
1 Level	VIH	3	2.1		2.1	1.65	_	2.1	_	İ	
	1111	5	3.5	_	3.5	2.75	_	3.5	-		
		9	6.3	_	6.3	4.95	-	6.3	-		
Output Current — Modulus Control	ЮН									mΑ	
V <sub>out</sub> =2.7 V Source		3	-0.60	_	0.50	- 1.5	-	- 0.30	_	1	
V <sub>out</sub> =4.6 V		5	- 0.90	_	-0.75	- 2.0	-	-0.50	- '	ŀ	
V <sub>out</sub> =8.5 V		9	- 1.50	-	- 1.25	-3.2	-	- 0.80		1	
V <sub>out</sub> =0.3 V Sink	loL	3	1.30	_	1.10	5.0	_	0.66	_	1	
V <sub>out</sub> =0.4 V		5	1.90	_	1.70	6.0	_	1.08	-		
V <sub>out</sub> =0.5 V		9	3.80	_	3.30	10.0	-	2.10	-		
Output Current, CR	ICR	9			- 100		- 120			μΑ	
V <sub>CR</sub> = 4.5 V, R <sub>R</sub> = 240 k										,	
Output Current, APDout	IAPD	9			170		350			μA	
R <sub>o</sub> =240 k, V <sub>CH</sub> =0 V	/ 11, 2										
V <sub>APDout</sub> = 4.5 V										J	
Output Current — Other Outputs	IOH									mA	
V <sub>out</sub> = 2.7 V Source	011	3	-0.44	_	~ 0.35	1.0	_	-0.22	_		
V <sub>out</sub> =4.6 V		5	-0.64	_	- 0.51	- 1.2	_	- 0.36		l	
V <sub>out</sub> =8.5 V		9	- 1.30		- 1.00	-2.0	_ '	- 0.70	-	l	
V <sub>out</sub> =0.3 V Sink	loL	3	0.44	_	0.35	1.0		0.22	7-	1	
V <sub>out</sub> = 0.4 V	-OL	5	0.64	-	0.51	1.2	_	0.36	_		
V <sub>out</sub> = 0.5 V		9	1.30	_	1.00	2.0	_	0.70		•	
nput Current — Data, Clock, Enable	lin	9	-	± 0.3	-	± 0.00001	± 0.1	-	± 1.0	μΑ	
nput Current - fin, OSCin	lin	9		± 50	-	± 10	± 25		± 22	μΑ	
nput Capacitance	Cin			10		6	10	-	- 10	pF	
3-State Output Capacitance —	Cout			10		6	10		10	pF	
Frequency Steering Out	-001		ĺ					l			
Quiescent Current	l <sub>DD</sub>	3	- 1	800	_	200	800	_	1600	μΑ	
V <sub>in</sub> =0 V or V <sub>DD</sub>		5	-	1200	-	300	1200		2400	1	
$I_{\text{out}} = 0  \mu A$		9	1 -	1600	-	400	1600	-	3200		
3-State Leakage Current	loz	9	<del>                                     </del>	± 0.3		±0.0001	± 0.1		± 3.0	μΑ	
V <sub>out</sub> =0 V or 9 V	.02	-			1	' '	_	1	l -	1	

<sup>†</sup>Power Dissipation Temperature Derating:

Plastic "P" Package: - 12 mW/°C from 65°C to 85°C

Ceramic "L" Package: No derating

## SWITCHING CHARACTERISTICS (TA = 25 °C, CL = 50 pF)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 3 and 8)	tTLH	3	_	50	115	ns
		- 5	a — 1	30	60	
		9		20	40	
Output Fall Time, Modulus Control (Figures 3 and 8)	THL	3		25	60	ns
		- 5	-	17	34	
		9	_	15	30	
Output Rise and Fall Time, LD (Figures 3 and 8)	tTLH,	3 .		60	140	ns
	tTHL.	5	- 1	40	80	
	1 3 4	9		30	60	
Propagation Delay Time	tPLH,	3		55	125	ns
f <sub>in</sub> to Modulus Control (Figures 4 and 8)	tPHL	. 5 9	_	40 25	80 50	
Setup Times	t <sub>su</sub>	3	30 20	12 10		ns
Data to Clock (Figure 5)		5 9	18	9		
Clock to Enable (Figure 5)		3	70 32	30	_	
		5 9	25	16 12		
II-II T		_	12	-8		
Hold Time	th	3 5	12	-8 -6	, -	ns <sub>.</sub>
Clock to Data (Figure 5)		9	15	-6 -5	_	
Recovery Time	<del>                                     </del>	3	5	- 15		
Enable to Clock (Figure 5)	· t <sub>rec</sub>	5	10	-13		ns
Eliable to Clock (Figure 5)		9	20	0		
Input Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>	3		20	5	μS
Clock, OSC <sub>in</sub> , f <sub>in</sub> (Figure 6)	1, 4	5	_	5	2	"
		9		2	0.5	
Input Pulse Width, Enable, Clock (Figure 7)	t <sub>W</sub>	3	40	30		ns
	"	5	35	20	-	
	1	9	25	15		

## PIN DESCRIPTIONS

#### INPUTS

OSC<sub>in</sub>, OSCILLATOR INPUT (PIN 2), OSC<sub>out</sub>, OSCILLATOR OUTPUT (PIN 3) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of an appropriate value must be connected from OSC<sub>in</sub> to VSS and OSC<sub>out</sub> to VSS. OSC<sub>in</sub> may also serve as input for an externally generated reference signal. This signal will typically be ac coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS logic levels), dc coupling may also be used. In the external reference mode, no connection is required to OSC<sub>OUT</sub>.

 $f_{in}$ , FREQUENCY IN (PIN 10) — Input to the positive edge triggered divide-by-N and divide-by-A counters.  $f_{in}$  is typically derived from a dual modulus prescaler and is ac coupled into Pin 10. This input has an inverter biased in the linear region to allow use with ac-coupled signals as low as 500 mV peak-to-peak or direct-coupled signals swinging from Vpp to Vss.

Data, SERIAL DATA INPUT (PIN 12) — Counter and control information is shifted into this input. The last data bit entered goes into the one-bit control shift register. A logic one allows the reference counter information to be loaded into it's 14-bit latch when Enable goes high. A logic zero entered as the control bit disables the reference counter latch. The divide-by-A/divide-by-N counter latch is loaded, regardless of the contents of the control register, when Enable goes high. The data entry format is shown below.

Enable, TRANSPARENT LATCH ENABLE (PIN 13) — A high on this input allows data to be entered into the divide-by-A/divide-by-N latch and, if the control bit is high, into the reference counter latch. Counter programming is unaffected when Enable is low.

Clock, SHIFT REGISTER CLOCK (PIN 11) — A low-to-high transition on this input shifts data from the Serial Data input into the shift registers.

#### COMPONENT PINS

C<sub>R</sub>, RAMP CAPACITOR (PIN 15) — The capacitor connected from this pin to V<sub>SS</sub> is charged linearly, at a rate determined by R<sub>R</sub>. The voltage on this capacitor is proportional to the phase difference of the frequencies present at the internal phase detector inputs. A polystyrene or mylar capacitor is recommended.

R<sub>R</sub>, RAMP CURRENT BIAS RESISTOR (PIN 20) — A resistor connected from this pin to V<sub>SS</sub> determines the rate at which the ramp capacitor is charged, thereby affecting the phase detector gain (see Figure 1).

 $c_H$ , HOLD CAPACITOR (PIN 18) — The charge stored on the ramp capacitor is transferred to the capacitor connected from this pin to either VDD' or VSS'. The ratio of CR to CH should be large enough to have no affect on the phase detector gain (CR > 10CH). A low-leakage capacitor should be used.

R<sub>O</sub>, OUTPUT BIAS CURRENT RESISTOR (PIN 1) — A resistor connected from this pin to VSS biases the output N-Channel transistor, thereby setting a current sink on the Analog Phase Detector Output (Pin 17). This resistor adjusts the VCO input voltage change with respect to phase error (see Figure 2).

## OUTPUTS

## APDout, ANALOG PHASE DETECTOR OUTPUT (PIN 17)


— This output produces a voltage that controls an external VCO. The voltage range of this output (VDD= +9 V) is from below +0.5 V to +8 V or more. The source impedance of this output is the equivalent of a source follower with an externally variable source resistor. The source resistor depends upon the output bias current controlled by the output bias current resistor, Ro. The bias current is adjustable from 0.01 mA to 0.5 mA. The output voltage will not be more than 1.05 V below the sampled point on the ramp. With a constant sample of the ramp voltage at 9 V and the hold capacitor at 50 pF, the instantaneous output ripple is not greater than 5 mV peak-to-peak.

Charge, RAMP CHARGE INDICATOR (PIN 4) — This output is high from the time  $f_R$  goes high to the time  $f_V$  goes high ( $f_R$  and  $f_V$  are the frequencies at the phase detector inputs). This high voltage indicates that the ramp capacitor,  $C_R$ , is being charged.

Frequency Steering Out, THREE-STATE FREQUENCY STEERING OUTPUT. (PIN 6) — If the counted down input frequency on fin is higher than the counted down reference frequency of OSCin, this output goes low. If the counted down VCO frequency is lower than that of the counted down OSCin, this output goes high.

The repetition rate of the Frequency Steering Output pulses is approximately equal to the difference of the frequencies of the two counted down inputs from the VCO and

#### DATA ENTRY FORMAT



 ${\sf OSC}_{\sf in}.$  The output maintains a high-impedance state when the counted down VCO (divided down f<sub>in</sub> pulse) and the counted down  ${\sf OSC}_{\sf in}$  are in a one-to-one ratio over a  $2\pi$  window with respect to the counted down  ${\sf OSC}_{\sf in}$ .

LD, PHASE LOCK INDICATOR (PIN 9) — This output is high during lock and goes low to indicate a non-lock condition. The frequency and duration of the non-lock pulses will be the same as either polarity of the Frequency Steering Output.

Modulus Control, DUAL MODULUS PRESCALER CONTROL (PIN 8) — The modulus control level is low at the beginning of a count cycle and remains low until the divide-by-A counter has counted down from its programmed value. At that time, the modulus control goes high and remains high until the divide-by-N counter has counted the rest of the way down from its programmed value (N - A additional counts, since both divide-by-N and divide-by-A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence is repeated. This provides a total programmable divide value of NT= N • P + A, where P and P + 1 represent the

dual modulus prescaler divide values, respectively, for high and low Modulus Control levels; N is the number programmed into the divide-by-N counter, and A is the number programmed into the divide-by-A counter.

SR<sub>Out</sub>, SHIFT REGISTER OUTPUT (PIN 14) — This pin is the non-inverted output of the inner-most bit of the 32-bit Serial Data Shift Register. It is not latched by the Enable line.

#### POWER PINS

V<sub>DD</sub>, POSITIVE POWER SUPPLY (PIN 5) — Positive power supply input for all sections of the MC145159-1 except the Analog Phase Detector. V<sub>DD</sub> and V<sub>DD</sub>' should be powered up at the same time to avoid damage to the MC145159-1.


VSS, NEGATIVE POWER SUPPLY (PIN 7) — Circuit ground for all sections of the MC145159-1 except the Analog Phase Detector.

VSS', ANALOG PHASE DETECTOR CIRCUIT GROUND (PIN 16), VDD', ANALOG POWER SUPPLY (PIN 19) — Separate power supply and ground inputs are provided to help reduce the effects in the analog section of noise coming from the digital sections of this device and the surrounding circuitry.

1000 700 300 100 200 100 3 5 7 10 20 30 50 70 100 200 300 500 1k | 2k 3

ICHARGE, CHARGE CURRENT (µA)

FIGURE 1 - CHARGE CURRENT VS RAMP RESISTANCE





## **DESIGN EQUATION**


$$K_{\phi} = \frac{I_{charge}}{2 \pi f_R C_R}$$


where  $K_{\phi}$  = phase detector gain, I<sub>charge</sub> is from Figure 1 f<sub>R</sub> = reference frequency,  $C_R$  = ramp capacitor (in farads)


## SWITCHING WAVEFORMS














## CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

## USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing  $50~\mu A$  at CMOS logic levels may be direct or dc coupled to  $OSC_{in}$ . In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to  $OSC_{in}$  may be used.  $OSC_{Out}$ , an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

## **DESIGN AN OFF-CHIP REFERENCE**

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

## USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For V<sub>DD</sub>=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic CL values. The shunt load capacitance, CL, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1 + C2}$$

CO = The crystal's holder capacitance

(see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSCin and OSCout pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cin and Cout.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1=0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

## RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.


P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

## FIGURE A - PIERCE CRYSTAL OSCILLATOR CIRCUIT



<sup>\*</sup> May be deleted in certain cases. See text.

## FIGURE B - EQUIVALENT CRYSTAL NETWORKS



Values are supplied by crystal manufacturer (parallel resonant crystal).

# FIGURE C - PARASITIC CAPACITANCES OF THE AMPLIFIER





FIGURE 9 — TIMING DIAGRAM FOR MINIMUM DIVIDE VALUE (N = 16)



# **CMOS Remote Control Functions**

## **CMOS REMOTE CONTROL FUNCTIONS**

Device Number	Function
MC14457	Remote Control Transmitter
MC14458	Remote Control Receiver
MC14469	Addressable Asynchronous Receiver/Transmitter
MC14497	PCM Remote Control Transmitter
MC145026	Remote Control Encoder
MC145027	Remote Control Decoder
MC145028	Remote Control Decoder
MC145029	Remote Control Decoder

Function	Number of Address Bits			Number of Pins	Associated Device Number(s)
Transmitter	/ 0	5*	MC14457	16	MC14458
Receiver	0	5*	MC14458	24	MC14457
Transmitter	0	6*	MC14497	18	MC3373
Encoder	Depends on Decoder	Depends on Decoder	MC145026	16	MC145027, MC145028, MC145029
Decoder	5	4	MC145027	16	MC145026
Decoder	9	0	MC145028	16	MC145026
Decoder	4	5	MC145029	16	MC145026
Addressable UART	7	7/8	MC14469	40	MC14469, MC6850

<sup>\*</sup>These 5 or 6 bit codes specify commands or functions internal to the associated receiver devices.



# MC14457 MC14458

## MC14457 TRANSMITTER MC14458 RECEIVER


The MC14457 and MC14458 are a transmitter and receiver pair constructed in CMOS monolithic technology. These units are designed for ultrasonic or infrared remote control of TV receivers, converters, comunication receivers, and games. Selection of up to 16 channels may be done single entry, or up to 256 channels may be done double entry.

The MC14457 encodes each keyboard position into frequency-modulated biphase data. This transmitter functions with a 20- to 32-position keyboard and provides either channel select/toggle information (single-word transmission) or analog information (continuous transmission for the duration of key press). The MC14457 features low standby power between data transmissions.

- Low External Component Count
- High Noise Immunity
- One Analog Output from Receiver
- Low Power.
- Operating Voltage Range: 4.5 to 10.0 V for MC14457
   4.5 to 5.5 V for MC14458

Rating		Symbol	Value	Unit
DC Supply Voltage	JC14457	· V <sub>DD</sub>	-0.5 to +12	٠ ٧
	AC14458		-0.5 to +6.0	
Input Voltage, All Input	S	Van	-0.5 to V <sub>DD</sub> +0.5	V
DC Input Current, Per I	Pin 🍇	in Marie	± 10	mA
Operating Temperature	Range	A	- 40 to +85	, °C
Storage Temperature R	ange	T <sub>sta</sub>	- 60 to + 150	°C


\* Maximum Ratings are those values beyond which damage to the device may occur.



## **CMOS MSI/LSI**

(LOW-POWER COMPLEMENTARY MOS)

TRANSMITTER RECEIVER



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS}\!\leq\!(V_{in}$  or  $V_{out}\!\leq\!V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

# MC14457, MC14458

TRANSMITTER-MC14457

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

	l T	V <sub>DD</sub>	-4	0°C		25°C		+ 8	5°C	
Characteristic	Symbol	V	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level Vin=VDD or 0	VOL	5.0 10	_	0.05 0.05		0	0.05 0.05	_	0.05 0.05	V
$I_{\text{out}} = 0  \mu \text{A}$ "1" Level	Voн	5.0 10	4.95 9.95		4.95 9.95	5.0 10		4.95 9.95		V
Input Voltage # ''0' Level (V <sub>O</sub> = 4.5 or 0.5 V) (V <sub>O</sub> = 9.0 or 1.0 V)	VIL	5.0 10	_ - 	1.5 3.0	=	2.25 4.50	1.5	_ · .	1.5 3.0	V
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$ $(V_0 = 1.0 \text{ or } 9.0 \text{ V})$	VIH	5.0 10	3.5 7.0	 	3.5 7.0	2.75 5.50		3.5 7.0	- -	. V 
Output Drive Current — Pins 14, 15 (V <sub>OH</sub> = 2.5 V) Source (V <sub>OH</sub> = 9.5 V)	Юн	5.0 10	-6.0 -3.2	- 12	-5.0 -2.6	-9.0 -4.5		- 3.5 - 1.8	_	mA
$(V_{OL} = 2.5 \text{ V})$ Sink $(V_{OL} = 0.5 \text{ V})$	lol	5.0 10	6.0 3.2		5.0 2.6	9.0 4.5	: '- - -	3.5 1.8	,	mA
Output Drive Current — Pin 13 (V <sub>OH</sub> = 4.6 V) Source (V <sub>OH</sub> = 9.5 V)	Іон	5.0 10	0.26 0.6	-	0.22 0.55	-0.44 -1.12		- 0.18 - 0.45		mA
$(V_{OL} = 0.4 \text{ V})$ Sink $(V_{OL} = 0.5 \text{ V})$	lor	5.0 10	0.26 0.6	_	0.22 0.55	0.44 1.12		0.18 0.45		mA
Input Current - Pull-ups	lin	10	·	_	50	500	1000	-	- 1	μΑ
Input Current - Pin 11.	lin	10		±0.3		$\pm 0.00001$	±0.3	-	± 1.0	μΑ
Input Capacitance	C <sub>in</sub>		_		<u></u> -	5.0	7.5	-	-	pF
Quiescent Current — Per Package Oscin=0 V, Other Inputs=Open, I <sub>Out</sub> =0 μA	IDD	5.0 10	_	50 100	-	0.008 0.016	50 100		375 750	μΑ
Total Supply Current at an External Load Capacitance (C <sub>L</sub> ) of Figure 4 f = 500 kHz (with any Analog command)	lΤ	5.0		<del>-</del>	- -	5.0 10	= = :	- -	- - -	μΑ

## RECEIVER-MC14458

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

		$V_{DD}$	-4	0°C		25°C		+8	5°C	
Characteristic	Symbol	V	Min	Max	Min	Тур	Max	Min.	Max	Unit
Output Voltage "0" Level Vin = VDD or 0	VOL	5.0	-	0.05		0	0.05	_	0.05	V
l <sub>out</sub> =0μA "1" Level	VOH	5.0	4.95		4.95	5.0	_	4.95		V
Input Voltage# "0" Level (VO = 4.5 or 0.5 V)	V <sub>IL</sub>	5.0	_	1.5	-	2.25	1.5	-	1.5	V
(V <sub>O</sub> =0.5 or 4.5 V) "1" Level	VIH	5.0	3.5	_	3.5	2.75	_	3.5	_	V
Output Drive Current (VOH = 2.5 V) Source	lон	5.0	-0.5	_	-0.5	- 1.7	_	-0.4	_	mΑ
(V <sub>OL</sub> = 0.4 V) Sink	IOL	5.0	0.45	_	0.4	0.78	-	0.34		mA
Input Current (Oscin, Din)	lin	5.0		±0.3	_	± 0.00001	± 0.3	_	± 1.0	μΑ
Input Current (POR)	lin	5.0	. –		10	50	400		- "	μΑ
Input Capacitance	Cin	_		-	-	5.0	7.5	_		рF
Quiescent Current, Per Package $\overline{POR} = V_{DD}$ , Other Inputs = $V_{DD}$ or 0, $I_{out} = 0$ $\mu$ A	IDD	5.0	_	5.0	J .	250	1000	-	-	μΑ
Data Input Hysteresis	V <sub>Hys</sub>	5.0	-	· · ·	_	0.25	_	_		V
Total Supply Current at an External Load Capacitance (C <sub>L</sub> ) of Figure 6 f = 500 kHz	lp.	5.0	-	+ + + + + + + + + + + + + + + + + + +	_	400	-	-	-	μΑ

#Noise immunity specified for worst-case input combination

Noise Margin for both ''1'' and ''0'' level = 1.0 V min @ V\_DD = 5.0 V = 2.0 V min @ V\_DD = 10 V .

# MC14457, MC14458

**SWITCHING CHARACTERISTICS** (MC14457 - Transmitter,  $V_{DD} = 5$  to 15 V; MC14458 - Receiver,  $V_{DD} = 5$  V)

			JU		
Characteristic	Symbol	Min	Тур	Max	Unit
Output Rise and Fall Time — Receiver  C <sub>L</sub> =100 pF	tTLH, tTHL	-	0.3	1.0	μS
Oscillator Start-Up Time — Transmitter	ton		8.0	-	μS
Clock Pulse Frequency	PRF	-	1500	600	kHz

## MC14457 - TRANSMITTER




FIGURE 1 — EXAMPLE OF TRANSMITTED WORD:





FIGURE 2 - DATA SIGNAL



## MC14457 TRANSMITTER PIN DESCRIPTIONS

 $\overline{R1}$ ,  $\overline{R2}$ ,  $\overline{R3}$ ,  $\overline{R4}$ ,  $\overline{R5}$ , ROW INPUTS (PINS 5, 4, 1, 2, 3) — These pins are the row inputs and are active in the low state. On-chip pullup resistors are provided on each of these inputs.

 $\overline{\text{C1}}$ ,  $\overline{\text{C2}}$ ,  $\overline{\text{C3}}$ ,  $\overline{\text{C4}}$ , COLUMN INPUTS (PINS 6, 7, 10, 9) — These pins are the column inputs and are active in the low state. On-chip pullup resistors are provided on each of these inputs.

Out 1, Out 2, OUTPUTS (PINS 14, 15) — These pins provide push-pull output and can be used with ceramic transducers or LEDs. In the non-operating condition, both out-

puts are at ground potential.

Osc<sub>in</sub>, Osc<sub>out</sub>, OSCILLATORS (PINS 11, 12) — These pins are the input/output terminals of the oscillator. They can be used with a ceramic resonator or crystal. The oscillator is automatically turned off after the data is transmitted for low current quiescent operation.

If an external oscillator is used, a current limiting resistor should be added, due to the presence of an internal pull-down device on the oscillator input.

Mod, MODULATION (PIN 13) — This pin is a data code output. Note that there is no power-up reset.



## MC14457, MC14458

TABLE 1 - DATA CODE

Key		Row	Column	Transmitter Data and Receiver Output Address						
Number	Operation	(Active Low)	(Active Low)	MSB/A3	LSB + 2/A2	LSB + 1/A1	LSB/A0	Function*	Pulse	Notes
1	Digit 0	R1 :	C1	0	0	. 0	0	0		1 -
2,	Digit 1	R1	C2	0 :	0	0	1	0	-	1
3	Digit 2	R2	C1 -	0	0	1	0	0	-	1
4	Digit 3	R2	C2	0	0	1	1	0	-	1
5	Digit 4	R3	C1	0	1	0	. a. 110	0	-	1
6	Digit 5	R3	C2	0	1	0	Z. 1	0	- "	1
7	Digit 6	R4	C1	0	1	1	0	<i>a</i> 0	-	1
8	Digit 7	. R4	C2	0	1 .	1	- 1	0	-	1
9	Digit 8	R5	C1	1	0	0	0	0	-	1
10	Digit 9	R5	C2	- 1	0	0	1	0	- 1	1
- 11	Chan. Search	R1	C3	0	0	0	0	1	_	2
. 12	Chan. Search	R1	C4	0	0	0	1 :	1	-	2
13	Fine Tuning ↓	R2	C3	0	0	1	. 0	1	1	3.
14	Fine Tuning 1	R2	. C4	0	. 0	1	1	1	-	3
15	Spare	R3	C3	0	1	0	0	1	_	3
16	Spare	R3	C4	0	1	0	.1	- 1	-	3
17	Volume ↓	R4	C3	0	1	1	0	1	_	3
18	Volume 1	R4	C4	0	1	200 10g	- 1	1	-	3
19	Mute on/off	R5	C3	11	0	· 0	0	1		2
20	Off	R5	C4	1 1	0 - 1	0	. 1	. 1	_	2
21	Digit 10	R2∙R5	C1	1	0	. 1	0	0	_	1
22	Digit 11	R2•R5	C2	1	0	1	1	0	-	1
23	Digit 12	R3•R5	C1	1	1	0	0	0	-	1
24	Digit 13	R3•R5	C2	1	1	0	1	0	_	1
25	Digit 14	R2•R3•R5	C1	1	1	1	0	0		1
26	Digit 15	R2•R3•R5	C2	1	1	. 1	1	0 .	-	1
27	Spare	.R2•R5	C3	1	0	1	0	1	1	3
28	Spare	R2•R5	C4	1	0	11	1 .	1	~	3
29	Spare	R3•R5	C3	1 1	1	0	0	- 1	-	3
30	Spare	R3•R5	C4	1	1	0	1	1	~	3
31	Spare	R2•R3•R5	C3	1	1	1	0	1	~	3
32	Spare	R2•R3•R5	C4	- 1	1	1	1	1	~	3

#### Notes:

- 1. Channel Select Keys (Function Bit=0). Data is transmitted once each time a key is activated.
- 2. Toggling type On/Off or counter advance type keys. Data is transmitted once each time a key is activated.
- 3. Analog Up/Down or On/Off keys, i.e., one key for Down or Off and another key for Up or On. Data transmission is repeated as long as the key is operated.

In Table 1, all channel select data is noted by the function bit equal to zero. For functions other than channel, the function bit equals one.


The four toggling or counter advance type keys that transmit data once each time a key is activated are Mute,

Off, Channel Search Up, and Channel Search Down.

The twelve remaining analog keys (Vol, Tint, Color, etc.) transmit data as long as the key is activated. The keys' functions are arranged to provide the most typical application without grounding of multiple row or columns required.

<sup>\*</sup>The function bit is used only internally by the MC14458 receiver as a steering bit.

#### MC14458 - RECEIVER





## MC14458 RECEIVER PIN DESCRIPTIONS

**Data In, DATA INPUT (PIN 2)** — The amplified ultrasonic data signal (after amplification and limiting forms a square wave with a peak-to-peak value of  $V_{DD}$ ) is applied to this input terminal.

Oscin. OSCILLATOR INPUT (PIN 1) — The oscillator input pin of the receiver is connected to an oscillator that provides, for example, a 500 kHz square wave signal. A typical oscillator circuit is shown in Figure 5. Accuracy of one percent, relative to the oscillator frequency in the transmitter, is recommended for satisfactory performance in very high echo producing environments.

L1, L2, L4, L8, M1, M2, M4, M8, CHANNEL OUTPUTS (PINS 13, 14, 15, 16, 11, 10, 9, 8) — The eight data output pins provide latched data corresponding to the channel selected on the transmitter keyboard. L1 through L8 are the least significant bits; M1 through M8 are the most significant bits. The data on these pins is accompanied by a Data Ready signal.

Data Ready, DATA READY SIGNAL (PIN 17) - A positive pulse with a duration of 768  $\mu s$  appears at Pin 17 of the receiver approximately 0.1 second after a complete command is entered on the remote control transmitter keyboard. The negative going edge of this pulse may be used for triggering purposes.

NOTE: A complete command is one digit in the single entry mode or two digits in the double entry mode.

AFT, AUTOMATIC FINE TUNING ENABLE (PIN 4) — The voltage level at this pin is low for a time duration of 0.393 seconds following a change in selected channel to allow disabling the tuner AFT circuit. Also, miscellaneous commands 0000, 0001, 0010, and 0011 (Channel Search Up/Down, Fine Tuning Up/Down) will cause this disable feature.

 $\overline{\text{POR}}$ , POWER-ON RESET (PIN 3) — This pin is low for power-on reset of the analog output to 0 pulse width and off/on output to 0. An internal pull-up device delivers 10 to 400  $\mu\text{A}$  to charge an external capacitor. Reset occurs until the input voltage reaches 70 percent VDD. All internal registers will also be reset.

## MC14457, MC14458

A0, A1, A2, A3, ADDRESS OUTPUTS (PINS 19, 20, 21, 22) — The address outputs of the receiver identify selected analog and on/off commands for use in system expansion. The data on these lines is valid when accompanied by a Valid Address pulse.

 $\overline{\text{VA}}$ , VALID ADDRESS (PIN 18) — A negative going pulse with a duration of 768  $\mu$ s appears at Pin 18 approximately 0.1 seconds after an analog on/off key on the remote control transmitter keyboard is operated. Either edge of this pulse may be used for control of add-on circuits.

The Valid Address pulse is repeated every 102.4 ms for as long as a key is operated which provides repeated transmission of data when held down.

The Valid Address signal may be used in conjunction with the Address Outputs to drive memories to provide additional control functions such as color, tint, etc.

The Valid Address pulse may be used to provide a stepping clock for up/down counters in a memory. The least significant address line (A0) is used to identify the up of down mode, and the remaining address lines (A1, A2, A3) are decoded to enable each individual control circuit.

By adding up/down counters to the Data Outputs, it is possible to use the Valid Address pulse and a decoded address for implementing a channel up/down stepping function from the remote control. Additional On/Off functions may be obtained by using the Valid Address pulse in combination with a decoded address for setting and resetting of latches. The Valid Address signal is disabled in the standby mode (ON output at logical 0).

UHF/VHF, ULTRA HIGH FREQUENCY/VERY HIGH FREQUENCY OUTPUT (PIN 6) — This pin of the receiver provides a low level when the selected channel is a VHF channel (00 to 13, or 84 to 99). A high level on Pin 6 identifies selection of a UHF channel (14 to 83). This signal is provided to permit switching of VHF and UHF tuners.

On, ON (PIN 5) — This pin of the receiver provides a low level following operation of the Off command (1001) on the remote-control transmitter. The signal on this pin changes to a high level when a channel is selected.

Vol, VOLUME CONTROL (PIN 23) — An analog output voltage in the range between 0 V and V<sub>DD</sub> is obtained by integrating the signal at the Vol pin through a low-pass filter. The analog voltage resolution has been chosen to be 64 steps. The value can be incremented or decremented in steps of one by keys providing commands 0111 and 0110, respectively (see Table 1).

This analog voltage can be varied up or down at a speed of approximately 10 steps per second. The D/A conversion is performed with an underflow and an overflow limiting circuit. The Vol pin is normally used for the control of volume. The first time power is applied to the remote-control receiver, the volume output is 0 volts.

The Vol signal may be increased after a channel has been selected by operating the key providing a command 0111 (Volume Up).

The Vol signal may be muted by operating a key on the transmitter providing command 1000. Return to the original output prior to muting may be achieved by operating the mute key a second time or by operating the volume-up key.

In the muted mode, the analog level is memorized and cannot be varied by the up/down controls on the transmitter.

**LBV, LOW BAND (PIN 7)** — This pin will go HIGH whenever channels 02, 03, 04, 05, or 06 are selected. The output is LOW for channels 00, 01, and 07 through 99.

#### OPERATION

The receiver can be placed in a single-digit mode of operation by connecting the M4 data output (Pin 9) to  $V_{DD}$  and the UHF output (Pin 6) to  $V_{SS}$ . In this mode, the L1 through L8 channel outputs will change immediately after the entry of a single digit on the transmitter keys. The M1 through M8 outputs are not used in this mode (see Figure 6).

As one example of operation, a free-running ceramic resonator oscillator (at 500 kHz), triggered by the depression of any key, is divided by 12 or 13 to provide frequencies of 41.67 or 38.46 kHz. The transmitted data "zero" consists of 256 periods of the lower frequency followed by an equal number of the higher frequency. Mark to space ratio is kept at 1:1 in each case. A data "one" reverses the order of the two frequencies.

Row and column information from the keyboard is encoded into a 5-bit word and loaded onto data latches on the edge of transmit enable. This data, preceded by two bits, 0 and 1, is used in sequence to provide biphase control of the divider and, consequently, the bit pattern transmitted from the unit. Each 7-bit word begins and ends with a low frequency burst. Operation of a channel select key produces an output data stream for a duration of approximately 100 ms.

## APPLICATIONS INFORMATION

Typical circuits for the transmitter and receiver chips are shown in Figures 3 through 7.


The transmitters, with the keyboard shown, transmit the first twenty codes from Table 1. The circuits of Figure 3 transmit via ultrasonic; whereas, the circuit of Figure 4 transmits infrared light. In Figure 3, a push-pull output at Pins 14 and 15 allows a balance drive to the ceramic microphone, which virtually doubles the transmitted power, compared to a single-ended output.

The diagram in Figure 5 shows an amplifier connected to a remote receiver. The bias resistor (photodiode) of the amplifier requires bias. The bias voltage is determined by the choice of photodiode and system considerations such as ambient light. Most of the required gain is realized using three of the hex inverters in the MC14069UB package. A fourth inverter from the same package operates a 500 kHz oscillator circuit.

Figure 6 shows a block diagram of a PLL system. The receiver directly addresses a synthesizer. In this diagram, a complete command consists of two channel digits followed by an Enter code. The Enter code into the synthesizer is a 0101 in complementary logic. The transmitted code from the transmitter is 1010, which is Function 10 from Table 1.


A block diagram of a tuning address system is shown in Figure 7. This block diagram incorporates a one-chip microcomputer that would be programmed to the system's needs. The system can be expanded up to 256 channels.

FIGURE 3 - TYPICAL ULTRASONIC SYSTEM




Note: CR is a ceramic resonator, Radio Materials Corp. type CR30 or equivalent.

FIGURE 4 - TYPICAL INFRARED SYSTEM



Note: C<sub>R</sub> is a ceramic resonator, Radio Materials Corp. type CR30 or equivalent.

FIGURE 5 — TYPICAL REMOTE CONTROL RECEIVER CIRCUIT DIAGRAM



### NOTES:

†Bias used for photodiode only.

<sup>\*</sup>It is mandatory to use an infrared filter in front of the photodiode. Type Kodak 87C or similar.

\*Select 2N5458 FETs with an IDSS of 2 to 4 mA.

\*\*100 pF capacitor should be placed as close as possible to Pin 2 of the MC14458.





FIGURE 7 — BLOCK DIAGRAM OF A TUNING ADDRESS SYSTEM FOR UP TO 256 CHANNELS



7



## MC14469

# ADDRESSABLE ASYNCHRONOUS RECEIVER/TRANSMITTER

The MC14469 Addressable Asynchronous Receiver Transmitter is constructed with MOS P-channel and N-channel enhancement devices in a single monolithic structure (CMOS). The MC14469 receives one or two eleven-bit words in a serial data stream. One of the incoming words contains the address and when the address matches, the MC14469 will then transmit its information in two eleven-bit-word data streams. Each of the transmitted words contains eight data bits, even parity bit, start and stop bit.

The received word contains seven address bits and the address of the MC14469 is set on seven pins. Thus  $2^7$  or 128 units can be interconnected in simplex or full duplex data transmission. In addition to the address received, seven command bits may be received for data or control use.


The MC14469 finds application in transmitting data from remote A-to-D converters, remote MPUs or remote digital transducers to the master computer or MPU.


- Supply Voltage Range 4.5 Vdc to 18 Vdc
- Low Quiescent Current 75 μAdc maximum @ 5 Vdc
- Data Rates to 4800 Baud @ 5 V, to 9600 Baud @ 12 V
- Receive Serial to Parallel
   Transmit Parallel to Serial
- Transmit and Receive Simultaneously in Full Duplex
- Crystal or Resonator Operation for On-Chip Oscillator
- See also Application Note AN-806

### **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

ADDRESSABLE ASYNCHRONOUS RECEIVER/TRANSMITTER





### MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub>, Pin 20.

	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

### **ELECTRICAL CHARACTERISTICS**


	1 - 1	VDD	-4	0oC		25°C		+85°C		1
Characteristic	Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage "0" Level	VOL	5.0	-	0.05		0	0.05	_	0.05	Vdc
$V_{in} = V_{DD}$ or 0		10	-	0.05	-	0	0.05	-	0.05	1
	1	15		0.05	-	0	0.05	-	0.05	1
"1" Level	VOH	5.0	4.95	_	4.95	5.0	_	4.95		Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>		10	9.95		9.95	10	l	9.95	1. — 1	
	1	15	14.95	<b>.</b>	14.95	15		14.95	-, ,	1.
Input Voltage # "0" Level	VIL			F 19.	100					Vdc
(V <sub>O</sub> = 4.5 or 0.5 Vdc)		5.0	-	1.5	-	2.25	1.5	-	1.5	1.
(V <sub>O</sub> = 9.0 or 1.0 Vdc)	1	10		3.0	_	4.50	3.0	_	3.0	
(V <sub>O</sub> = 13.5 or 1.5 Vdc)		15	_	4.0	-	6.75	4.0	1 - 2	4.0	
"1" Level	VIH					A. A.			1.	Vdc
(V <sub>O</sub> = 0.5 or 4.5 Vdc)	1 111	5.0	3.5	_	3.5	2.75	l -	3.5	_	)
(V <sub>O</sub> = 1.0 or 9.0 Vdc)	1 .	10	7.0		7.0	5.50	-	7.0	_	
(V <sub>O</sub> = 1.5 or 13.5 Vdc)		15	11.0	_	11.0	8.25		11.0		
Output Drive Current (Except Pin 2)	ГОН						<del>                                     </del>			mAdo
(VOH = 2.5 Vdc) Source	"	5.0	-1.0	_	-0.8	-1.7	_	-0.6	_	
(V <sub>OH</sub> = 4.6 Vdc)		5.0	-0.2	_	-0.16	-0.35	-	-0.12		
(V <sub>OH</sub> = 9.5 Vdc)	1	10	-0.5	_	-0.4	-0.9		-0.3	_	
(V <sub>OH</sub> = 13.5 Vdc)		15	-1.4	_	-1.2	-3.5	- 1	-1.0	-	1
(VOI = 0.4 Vdc) Sink	IOL	5.0	0.52	_	0.44	0.88		0.36	_	mAdc
(V <sub>OL</sub> = 0.5 Vdc)	.00	10	1.3	_	1.1	2.25		0.9	l _	1
(V <sub>OL</sub> = 1.5 Vdc)		15	3.6	_	3.0	8.8	-	2.4		1
Output Drive Current (Pin 2 Only)	ТОН	7.			-					mAdc
(VOH = 2.5 Vdc) Source	1 011	5.0	-0.19	-	-0.16	-0.32	_	-0.13	_	
(V <sub>OH</sub> = 4.6 Vdc)		5.0	-0.04	_	-0.035	-0.07	_	-0.03		
(V <sub>OH</sub> = 9.5 Vdc)		10	-0.09		-0.08	-0.16	-	-0.06	-	
(V <sub>OH</sub> = 13.5 Vdc)		15	-0.29	-	-0.27	-0.48	-	-0.2	-	
(V <sub>OL</sub> = 0.4 Vdc) Sink	loL	5.0	0.1	-	0.085	0.17	_	0.07	-	mAdc
(V <sub>OL</sub> = 0.5 Vdc)		10	0.17	-	0.14	0.28	-	0.1	-	
(V <sub>OL</sub> = 1.5 Vdc)		15	0.50	_	0.42	0.84	_	0.3		}
Maximum Frequency	f <sub>max</sub>	4.5	400	_	365	550	_	310		kHz
Input Current	lin	15	_	±0.3		±0.00001	±0.3	_	±1.0	μAdc
Pull-Up Current (Pins 4-18)	lup	15	12	120	10	50	100	8.0	85	μAdc
Input Capacitance	Cin	_	_			5.0	7.5	-	-	pF
$(V_{in}=0)$	"		l.							
Quiescent Current	IDD	5.0	-	75		0.010	75		565	μAdc
(Per Package)		10		150	_	0.020	150		1125	Ι΄
	1	15	~	300	-	0.030	300	-	2250	
Supply Voltage	V <sub>DD</sub>		+4.5	+18.0	+4.5	_	+18.0	+4.5	+18.0	Vdc

Noise immunity specified for worst-case input combination.

Noise Margin both "1" and "0" level = 1.0 V dc min @  $V_{DD}$  = 5.0 V dc 2.0 V dc min @  $V_{DD}$  = 10 V dc

2.5 Vdc min @ V<sub>DD</sub> = 15 Vdc

### DATA FORMAT AND CORRESPONDING DATA POSITION AND PINS FOR MC14469 AND MC6850



**RESET** (Reset; Pin 3) — When this pin is pulled low, the circuit is reset and ready for operation.

ADDRESS (A0-A6; Pin 4, 5, 6, 7, 8, 9, 10) — These are the address setting pins which contain the address match for the received signal.

INPUT DATA (IDO-ID7; Pins 11, 12, 13, 14, 15, 16, 17, 18) — These pins contain the input data for the first eight bits of data to be transmitted.

**RECEIVE INPUT (RI; Pin 19)** — This is the receive input pin.

**NEGATIVE POWER SUPPLY (V<sub>SS</sub>; Pin 20)** — This pin is the negative power supply connection. Normally this pin is system ground.

TRANSMIT REGISTER OUTPUT SIGNAL (TRO; Pin 21) — This pin transmits the outgoing signal. Note that it is inverted from the incoming signal. It must go through one stage of inversion if it is to drive another MC14469.

SECOND or STATUS INPUT DATA (S0-S7; Pins 22, 23, 24, 25, 26, 27, 28, 29) — These pins contain the input data for the second eight bits of data to be transmitted.

SEND (Send; Pin 30) — This pin accepts the send command after receipt of an address.

VALID ADDRESS PULSE (VAP; Pin 31) — This is the output for the valid address pulse upon receipt of a matched incoming address.

COMMAND STROBE (CS; Pin 32) — This is the output for the command strobe signifying a valid set of command data on pins 33-39.

COMMAND WORD (C0-C6; Pins 33, 34, 35, 36, 37, 38, 39) — These pins are the readout of the command word which is the second word of the received signal.

POSITIVE POWER SUPPLY (V<sub>DD</sub>; Pin 40) — This pin is the package positive power supply pin.

### OPERATING CHARACTERISTICS

The receipt of a start bit on the Receive Input (RI) line causes the receive clock to start at a frequency equal to that of the oscillator divided by 64. All received data is strobed in at the center of a receive clock period. The start bit is followed by eight data bits. Seven of the bits are compared against states of the address of the particular circuit (A0-A6). Address is latched 31 clock cycles after the end of the start bit of the incoming address. The eighth bit signifies an address word "1" or a command word "0". Next, a parity bit is received and checked by the internal logic for even parity. Finally a stop bit is received. At the completion of the cycle if the address compared, a Valid Address Pulse (VAP) occurs. Immediately following the address word, a command word is received. It also contains a start bit, eight data bits, even parity bit and a stop bit. The eight data bits are composed of a seven-bit command, and a "0" which indicates a command word. At the end of the command word a Command Strobe Pulse (CS) occurs.

A positive transition on the Send input initiates the transmit sequence. Send must occur within 7 bit times of CS. Again the transmitted data is made up of two elevenbit words, i.e., address and command words. The data portion of the first word is made up from Input Data inputs (IDO-ID7), and the data for the second word from Second Input Data (S0-S7) inputs. The data on inputs ID0-ID7 is latched one clock before the falling edge of the start bit. The data on inputs S0-S7 is latched on the rising edge of the start bit. The transmitted signal is the inversion of the received signal, which allows the use of an inverting amplifier to drive the lines. TRO begins either ½ or 1½ bit times after Send, depending where Send occurs.

The oscillator can be crystal controlled or ceramic resonator controlled for required accuracy. Pin 1 may be driven from an external oscillator. See Figure 1.

7

FIGURE 1 - OSCILLATOR CIRCUIT




FIGURE 2 - RECTIFIED POWER FROM DATA LINES CIRCUIT






FIGURE 3 - A-D CONVERTER INTERFACE





7




FIGURE 6 - FLOW CHART OF MC14469 OPERATION Reset Transmit Receive Clear Command Latch Reset SE L Initializa Transmitter Reset VAL Send Initialize Receiver N MSB = 1? VΑL and SEL VAL Set? VAL Set? Set? Y Reset VAL and SEL SEL Latch Set? Command Previous Transmission Complete Y Issue Address cs Latch Status Transmit ID\* Set VAL Transmit Issue Status\* VAP VAL and SEL are internal latches. Set \*Data format for both transmit and receive consists of: SEL 1 Start Bit 8 Data Bits 1 Even Parity Bit 1 Stop Bit SEL 8 Bit Control Times

7-20

Reset SEL



### MC14497

### PCM REMOTE CONTROL TRANSMITTER

The MC14497 is a PCM remote control transmitter realized in CMOS technology. Using a dual-single (FSK/AM) frequency biphase modulation, the transmitter is designed to work with the MC3373 receiver.

- Both FSK/AM Modulation Selectable
- 62 Channels Up to 62 Keys
- 500 kHz Reference Oscillator Controlled by Inexpensive Ceramic Resonator
- Very Low Duty Cycle
- Very Low Standby Current
- Infrared Transmission
- Selectable Start-Bit Polarity (AM only)
- Shifted Key Mode Available
- Wide Operating Voltage Range: 4 to 10 Volts


### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

PCM REMOTE CONTROL TRANSMITTER



P SUFFIX
PLASTIC PACKAGE
CASE 707



### PIN ASSIGNMENT 18**0** V<sub>DD</sub> 17**0** E1 E2 42 16 E4 E9 **1**3 15 E5 A4 **4**4 14**b** E6 A3 **5** A2 **d**6 13 Oscout A1 17 12 Oscin Signal Out 68 11 E8 V<sub>SS</sub> **4**9

Rating	Symbol	Value	Unit
DC Supply Voltage	V.DD	-0.5 to +15	V
Input Voltage, All Inputs	Vin	$-0.5$ to $V_{DD} + 0.5$	V
DC Input Current per Pin	lin	± 10	mA
Operating Temperature Range	TA	0 to +70	u °C ⊓
Storage Temperature Range	T <sub>sta</sub>	- 65 to + 150	°C, , -

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS}\!\leq\!(V_{in})$  or  $V_{out})\!\leq\!V_{DD}$ .

ELECTRICAL CHARACTERISTICS (TA = 0 to 70°C; all Voltages Referenced to Vss)


Characteristic	Symbol	Pin	V <sub>DD</sub>	Min	Max	Unit
Supply Voltage	v <sub>DD</sub>	18	-	4.0	10.0	٧
Supply Current	IDD	18				
Idle			10		50,	μΑ .
Operation			10		5	mA.
Output Current - Signal		8				μΑ
V <sub>OH</sub> = 3.0 V Sour	ce IOH	-	4	- 900	- '	
$V_{OL} = 0.5 V$ Si	nk JOL		4	120		
Output Current - Scanner		4, 5			77	μΑ
V <sub>OH</sub> = 3.0 V Sour	ce IOH	6, 7	4	- 30	; · · · -	All and the
V <sub>OL</sub> = 0.5 V Si	nk lOL		4	245	-	
Output Current — Oscillator		13				μΑ
V <sub>OH</sub> =3.0 V Sour	ce lon		4	- 300		
V <sub>OL</sub> = 0.5 V Si	nk lOL	1	4	245	-	
Input Current — Oscillator	lin	12	-		-	μΑ
Operation			10	± 2	± 80	
Idle, $V_{IL} = 0.5 \text{ V}$			4	30	-	
Input Current - Decoder	lin	1, 2, 3, 10				μΑ
V <sub>IH</sub> = 9 V		11, 14, 15	10	- 15	'	
$V_{1L} = 0.5 \text{ V}$		16, 17	4	_	60	
Input Voltage - Decoder		1, 2, 3, 10				V
	VIH	11, 14, 15	10	9	-	
	VIL	16, 17	10		1.2	
	VIH		4	3	-	
	VIL		4		1.0	

### CIRCUIT OPERATION

The transmitter sends a 6-bit, labelled A (LSB) to F (MSB), binary code giving a total of 64 possible combinations or code words. All of these channels are user selectable, except the last two - where channel 63 is not sent while channel 62 is automatically sent by the transmitter at the end of each transmission as an "End of Transmission" code.


In either mode, FSK or AM, the transmitted signal is in the form of a biphase pulse code modulation (PCM) signal. The AM coding is shown in Figure 2.

FIGURE 2 - AM CODING



In the AM mode, f<sub>1</sub> is a train of pulses at the modulating frequency of 31.25 kHz for a reference frequency of 500 kHz. In the FSK mode, two modulating frequencies are used as shown in Figure 3.

FIGURE 3 - FSK CODING



In this mode,  $f_3$  is 50 kHz and  $f_2$  is 41.66 kHz for a reference frequency of 500 kHz.

The keyboard can be a simple switch matrix using no external diodes, connected to the four scanner outputs, A1 to A4, and the eight row inputs, E1 to E8. Under these conditions, only the first 32 code words are available since bit-F is always at logical "O". However, a simple two-pole change-over switch, in the manner of a typewriter "shift" key (switch FK3 in figure 1) can be used to change the polarity of bit-F to give access to the next full set of 32 instructions.

An alternative method of accessing more than 32 instructions is by the use of external diodes between the address in-

puts (see Figure 4). These have the effect of producing "phantom" address inputs by pulling two inputs low at the same time, which causes bit-F to go high, that is to logical "1". By interconnecting only certain address inputs it is possible to make an intermediate keyboard with between 32 and 64 keys.

The other two switches in Figure 1, FK1 and FK2, change the modulation mode. Closing FK1 changes the modulation from FSK to AM and the start-bit polarity. Closing FK2 changes the start-bit to a logical "O".

The full range of options available is illustrated in the table below:

	Start-bit	Modulation	Bit-F	Channels
E9 = Open	1	FSK	0	0-31
E9 = A1 (FK1)	1	AM	0	0-31
E9 = A2 (FK2)	0	FSK	0	0-31*
E9 = A3 (FK3)	1	FSK	1.	32-61
E9 = A1 • A2	. 0	AM	0	0-31
E9 = A1 • A3	1.	AM	. 1,	32-61
E9 = A2 • A3		FSK	of 100	32-61*
E9 = A1 • A2 • A3	0.	AM	· 1 ·	32-61

<sup>\*</sup> Not allowed.

One of the transmitter's major features is its low power consumption - in the order of  $10 \,\mu\text{A}$  in the idle state. For this reason the battery is perpetually in circuit. It has in fact been found that a light discharge current is beneficial to battery life.

In its active state, the transmitter efficiency is increased by the use of a low duty cycle which is less than 2.5% for the modulating pulse trains.

While no key is pressed, the circuit is in its idle state and the reference oscillator is stopped. Also, the eight address input lines are held high through internal pull-up resistors.

As soon as a key is pressed, this takes the appropriate address line low, signalling to the circuit that a key has been selected. The oscillator is now enabled. If the key is released before the code word has been sent, the circuit returns to its idle state. To account for accidental activation of the transmitter, the circuit has a built-in reaction time of ~20 ms, which also overcomes contact bounce. After this delay the code word will be sent and repeated at 90 ms intervals for as long as the key is pressed. As soon as the key is released, the circuit automatically sends channel 62, the "End of Transmission" (EOT) code. The transmitter then returns to its idle state.

The differences between the two modulation modes are illustrated in figure 5. However, it should be noted that in the AM mode, each transmitted word is preceded by a burst of pulses lasting 512  $\mu s$ . This is used to set up the AGC loop in the receiver's preamp. In the FSK mode, the first frequency of the first bit is extended by 1.5 ms and the AGC burst is suppressed. In either mode it is assumed that the normal start-bit is present.

E9, ROW INPUT (PIN 3) — This is a special programming input and when connected to the appropriate scanner output via a diode, it will modify the transmitted output according to the table in the Circuit Operation section.


In that table, the figures in brackets, FK1, etc., refer to the switches shown in Figures 1 and 4. If only one option is required, the diode may be omitted. The connections shown in the table may be made in any combination.

Although E9 is a row input, forcing this line low will not activate the circuit.

A1 to A4, SCANNER OUTPUTS (PINS 4, 5, 6 AND 7) — Under idle conditions, these outputs are held low, logical "0". When a key is pressed, the circuit is activated and the oscillator will start and release the outputs (see Figure 6).


Osc<sub>in</sub>, Osc<sub>out</sub>, OSCILLATOR INPUT AND OSCILLATOR OUTPUT (PINS 12 AND 13) — These are designed to operate with a 500 kHz ceramic resonator or a tuned LC circuit. It is important that a ceramic resonator and not a filter be used here, as the oscillator frequency cannot be guaranteed if a ceramic filter is used.

Signal Out, SIGNAL OUTPUT (PIN 8) — This output provides the modulating signal ready to drive the modulation amplifier. If required, the transmitter can be used as a keyboard encoder for direct use with a receiver. In this case, the AM option is selected, the output inverted and fed directly to the receiver's signal input pin.



Note: Maximum key contact resistance =  $1 \text{ k}\Omega$ .

### FIGURE 5 - TRANSMITTED WAVEFORMS AND TIMING





7

FIGURE 6 - SCANNER OUTPUT TIMING DIAGRAM




FIGURE 7 — TYPICAL APPLICATION CIRCUIT




TABLE 1 — TRANSMITTED CODES

1 1	Cod	e Word	Ke	eyboard		Со	de Wo	rd	Keyboa	ard
Channel F	E [	СВ		Out	Channel F	Ε	D C	ВА	In	Out
0 (	0 0	0 0	0 E8	A4	32 1	0 -	0 0	0 0	E8a	A4
1		0 0	1 E1	A4	33		Ó	0 1	E1a	A4
2		0 1	0 E2	A4	34		0	1 0	E2a	A4
3		0 1	1 E3	A4	35		0	1 1	E3a	A4
4		1 0	0 E4	A4	36		1	0 0	E4a	A4
5		1 0	1 E5	A4	37		. 1	0 1	E5a	A4
6		1 1	0 E6	A4	38		1	1 0	E6a	A4
7		- 1 1	1 E7	A4	39		1	1 1	E7a	A4
8 (	0 0	0 0	0 E8	A1	40 1	0	1 0	0 0	E8a	A1
9		0 0	1 E1	A1	.41		0,	0 1	E1a	A1
10		0 1	0 E2	A1	42		0	1 0	E2a	A1
11		0 1	1 E3	A1	43		0	1 1	E3a	A1
12		1 0	0 E4	A1	44		1	0 0	E4a	A1
13		1 0	1 E5	A1	45		1	0 1 -	E5a	A1
. 14		1 1	0 E6	A1	46		1	1 0	E6a	A1
15		1 1	1 E7	A1	47		1	1 1	E7a .	A1
16	1 (	0 0	0 E8	A3	48 1	1	0 0	0 0	E8a	A3
17		0 0	1 E1	A3	49		0	0 1	E1a	A3
18		0 1	0 E2	A3	50		0	1 0	E2a	A3
19		0 1	1 E3	A3	51		0	1 1 -	E3a	A3
20		1 0	0 E4	A3	52		1	0 0	E4a	A3
21		1 0	1 E5	A3	53		1	0 1	E5a	А3
22		1 1	0 E6	A3	54		1	1 0	E6a	А3
23		1 1	1 E7	A3	55		1	1 1	E7a	A3
24 (	) 1	0 0	0 E8	A2	56 1	1	1 0	0 0	E8a	A2
25		0 0	1 E1-	A2	57		0	0 1	E1a	A2
26		0 1	0 E2	A2	58		0	1 0	E2a	A2
27		0 1	1 E3	A2	59		0	1 1	E3a	A2
28		1 0	0 E4	- A2	60		1.	0 0	E4a	A2
29		1-0	1 E5	A2	61		1	0 1	E5a	A2
30		1 1	0 E6	A2	62 (EOT)		1	1 0	E6a	A2
31 (	1 :	1 1	1 E7	A2	Not transmitted 1	1.	1 1	1 1	E7a	Δ2
			· · · · · · · · · · · · · · · · · · ·							72 (
					NOTE: Although the	"a"	suffix a	applies to	a phanto	m input
		-			when using a keyboa					
				in the	identical with a 32 key					





MC145026 MC145027 MC145028 MC145029

### Advance Information

### MC145026 ENCODER, MC145027/MC145028/MC145029 DECODERS

The MC145026 will encode nine bits of information and serially transmit this information upon receipt of a transmit enable, TE, (active low) signal. Nine inputs may be encoded with trinary data (0, 1, open) allowing 39 (19,683) different codes.


Three decoders are presently available; all use the same transmitter—the MC145026. The decoders receive the 9-bit word and interpret some of the bits as address codes and some as data. The MC145027 interprets the first five transmitted bits as address and the last four bits as data. The MC145029 interprets the first four transmitted bits as address and the last five bits as data. The MC145028 treats all nine bits as address. If no errors are received, the MC145027 outputs four data bits, and the MC145029 outputs five data bits, when the transmitter sends address codes that match that of the receiver. A valid transmission output will go high on the decoders when they recognize an address that matches that of the decoder. Other receivers can be produced with different address/data ratios.

- May be Addressed in either Binary or Trinary
- Trinary Addressing Maximizes Number of Codes
- Interfaces with RF, Ultrasonic, or Infrared Transmission Medias
- On-Chip R/C Oscillator; No Crystal Required
- High External Component Tolerance; Can Use ± 5% Components
- Standard B-Series Input and Output Characteristics
- 4.5 to 18 V Operation
- 2.9 V Low-Voltage Version Also Available by Special Order

### **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

REMOTE CONTROL ENCODER/DECODER PAIRS



#### PIN ASSIGNMENTS 16 **b** V<sub>DD</sub> A1 **d** 16 VDD A1/D1 d 16 7 V<sub>DD</sub> 15 D6 A2 🕻 A2/D2 1 2 15 Data Out A2 d 2 15 **b** A6 А3 Д 14 **b** D7 A3 1 3 A3/D3 d 3 14 1 TE 14 **þ** A7 13 RTC A4 1 13 **b** D8 A4 D 4 13 A8 A4/D4 14 12 **1** CTC A5 T 12 D9 A5 **d** 5 12 A9 A5/D5 5 R1 6 11 1 RS 11 h VT R1 6 11 b VT A6/D6 6 A7/D7 10 A9/D9 C1 d 10 R2 /C2 C1 d 7 10 R2 /C2 9 A8/D8 Vss 9 Data In 9 Data In 9 Data In MC145026 MC145028 MC145029 MC145027 Decoder Encoder Decoder Decoder

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS (Voltages Referenced to VSS)

	Rating		Symbol	Value	Unit
DC Supply Voltage			VDD	-0.5 to +18	V
Input Voltage, All Inputs			Vin	$-0.5$ to $V_{DD} + 0.5$	V
DC Input Current, per Pin			lin	± 10	- mA
Operating Temperature Range		<u> </u>	TΑ	-40 to +85	°C
Storage Temperature Range		8 1 4 4 9 4 1 1 4 <b>4</b> 7 1 1	T <sub>stg</sub>	- 65 to + 150	°C

### **ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	VDD	- 4	0°C		25°C		+ 8	5°C	Unit
	- Symbol	V	Min	Max	Min	Тур	Max	Min	Max	0
Output Voltage "0" Level		5.0	_	0.05		0	0.05	_	0.05	
$V_{in} = V_{DD}$ or 0	VOL	10	-	0.05	-	0	0.05	-	0.05	,V
	- 11	15	_	0.05	-	. 0	0.05		0.05	٠
"1" Level		5.0	4.95	-	4.95	5.0		4.95	-	
$V_{ID} = 0$ or $VDD$	Voн	10	9.95	-	9.95	10		9.95	-	· V
		15	14.95	_	14.95	15		14.95	-	
Input Voltage "0" Level									1	
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$	V <sub>IL</sub>	5.0	-	1.5	-	2.25	1.5	-	1.5	V
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$		10	- 1	3.0		4.50	3.0	-	3.0	
$(V_0 = 13.5 \text{ or } 1.5 \text{ V})$		15		4.0		6.25	4.0		4.0	
"1" Level" (V <sub>O</sub> = 0.5 or 4.5 V)			2.5		2.5	0.75		2.5		
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$ $(V_0 = 1.0 \text{ or } 9.0 \text{ V})$	ViH	5.0	3.5 7.0		3.5 7.0	2.75 5.50		3.5	_	V
$(V_0 = 1.5 \text{ or } 13.5 \text{ V})$		15	11.0		11.0	8.25		11.0	_	
Output Drive Current Source	-	13	11.0		117.0	0.20	<del>-</del>	11.0		
(V <sub>OH</sub> = 2.5 V)		5.0	- 2.5		- 2.1	- 4.2	_	- 1.7		
(V <sub>OH</sub> = 4.6 V)	loh	5.0	- 0.52		- 0.44	- 0.88	1	- 0.36	_	mA
(V <sub>OH</sub> = 9.5 V)	I OH	10	- 1.3	_	-1.1	- 2.25	_	- 0.9	_	1110
(V <sub>OH</sub> = 13.5 V)		15	- 3.6	_	-3.0	-8.8	_	-2.4		
$(V_{OL} = 0.4 \text{ V})$ Sink		5.0	0.52	_	0.44	0.88		0.36	_	
(V <sub>OI</sub> = 0.5 V)	IOL	10	1.3	_	1.1	2.25	_	0.9		mΑ
$(V_{OI} = 1.5 \text{ V})$	.01	15	3.6		3.0	8.8	- "	2.4	_	
Input Current - TE (MC145026, Pullup Device)		5.0	_	_	3.0	4.0	9.0	-	_	
	lin	10	_	-	16	20	32		-	. μA
		15	-	-	35	45	70	,	-	
Input Current				100			1.5			
R <sub>S</sub> (MC145026)	lin	15		±0.3	-	± 0.00001	±0.3	-	± 1.0	μΑ
Data In (MC145027, MC145028, MC145029).			1.0							
Input Current										
A1/D1-A9/D9 (MC145026)	1.	5.0	- 1	-	-	± 55	±110	-	- 1	μΑ
A1-A5 (MC145027)	lin lin	10	-	-	-	± 300	± 500	-	-	
A1-A9 (MC145028)		15	-	-	-	± 650	±1000	_	-	
A1-A4 (MC145029)										
Input Capacitance (V <sub>in</sub> = 0)	Cin		-	-	-	5.0	7.5		-	pF
Quiescent Current - MC145026		5.0	==	-	_	0.0050	0.10	-	-	
	lDD	10		i, -	-	0.0100	0.20	-	-	μΑ
		15	_		-	0.0150	0.30		- '	123
	1	5.0	- "	-	-	30	50	-	-	
Quiescent Current - MC145027, MC145028, MC145029	1 .		- 1	-		60	100		-	μΑ
Quiescent Current — MC145027, MC145028, MC145029	IDD	10					100	1		
	lDD	15		-		90	150			
Quiescent Current — MC145027, MC145028, MC145029  Total Supply Current — MC145026 (f <sub>C</sub> = 20 kHz)		15 5.0	= 1		-	100	200	-	-:	
	I <sub>DD</sub>	15 5.0 10				100 200	200 400	-	- 1	μΑ
Total Supply Current – MC145026 (f <sub>C</sub> = 20 kHz)		15 5.0 10 15	= '	- - - -	14 ° 1	100 200 300	200 400 600		- i	μΑ
		15 5.0 10	= 1		-	100 200	200 400	-	- 1	μA μA

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

### SWITCHING CHARACTERISTICS (C<sub>1</sub> = 50 pF, T<sub>A</sub> = 25 °C)

Characteristic	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Symbol	$V_{DD}$	Min	Тур	Max	Unit
Output Rise and Fall Time		<sup>t</sup> TLH <sup>t</sup> THL	5.0 10 15	- -	100 50 40	200 100 80	ns
Data In Rise and Fall Time (MC145027, MC145028, MC145029)		tTLH tTHL	5.0 10 15			15 15 15	μs
Encoder Clock Frequency		f <sub>cl</sub>	5.0 10 15	0		2 5 10	MHz
Decoder Frequency (Referenced to Encoder Clock) (See Figure 10)		f <sub>cl</sub>	5.0 10 15	1 1 1		240 410 450	kHz
TE Pulse Width		tWL	5.0 10 15	65 30 20		7 <b>2</b> 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	ns
System Propagation Delay (TE to Valid Transmission)	A tage		1	-	182		Clock Cycles
Tolerance on Timing Components $ \frac{(\Delta R_TC + \Delta C_TC + \Delta R_1 + \Delta C_1)}{(\Delta R_2 + \Delta C_2)} $		5,4 ± ,		= 1		± 25 ± 25	%

### **OPERATING CHARACTERISTICS**

#### MC145026

The encoder serially transmits nine bits of trinary data as defined by the state of the A1/D1-A9/D9 input pins. These pins may be in either of three states (0, 1, open) allowing  $3^9 = 19,683$  possible codes. The transmit sequence is initiated by a low level on the  $\overline{\text{TE}}$  input pin. Each time the  $\overline{\text{TE}}$  input is forced low the encoder outputs two identical data words. Between the two data words no signal is sent for three data bit times. If the  $\overline{\text{TE}}$  input is kept low, the encoder continuously transmits the data word.

Each transmitted data bit is encoded into two data pulses (See Figure 7). A logic zero is encoded as two consecutive short pulses, a logic one as two consecutive long pulses, and an open as a long pulse followed by a short pulse. The input state is determined by using a weak output device to try to force each input first low, then high. If only a high state results from the two tests, the input is assumed to be hard wired to VDD. If only a low state is obtained, the input is assumed to be hard wired to VSS. If both a high and a low can be forced at an input, it is assumed to be open and is encoded as such.

The  $\overline{TE}$  input has an internal pullup device so that a simple switch may be used to force the input low. While  $\overline{TE}$  is high the encoder is completely disabled, the oscillator is inhibited, and the current drain is reduced to quiescent current. When  $\overline{TE}$  is brought low, the oscillator is started, and the transmit sequence begins. The inputs are then sequentially selected, and determinations are made as to the input logic states. This information is serially transmitted via the Data Out output pin.

Transmission must be initiated by using the  $\overline{\text{TE}}$  pin rather than by holding  $\overline{\text{TE}}$  low and applying power to the device because an internal reset occurs after the first transmit sequence.

#### MC145027

This decoder receives the serial data from the encoder and outputs the data, if it is valid. The transmitted data, consisting of two identical data words, is examined bit by bit as it is received. The first five bits are assumed to be address

bits and must be encoded to match the address input at the receiver. If the address bits match, the next four (data) bits are stored and compared to the last valid data stored. As the second encoded word is received, the address must again match, and if it does, the data bits are checked against the previously stored data bits. If the two words of data (four bits each) match, the data is transferred to the output data latches by VT and will remain until new data replaces it. At the same time, the Valid Transmission output pin is brought high and will remain high until an error is received or until no input signal is received for four data bit times.

Although the address information is encoded in trinary, the data information must be either a one or a zero. A trinary (open) will be decoded as a logic one.

### MC145028

This decoder operates in the same manner as the MC145027 except that nine address bits are used and no data output is available. The Valid Transmission output is used to indicate that a valid address has been received.

Although address information is normally encoded in trinary, the designer should be aware that, for the MC145028, the ninth address bit (A9) must be either a one or a zero. This part, therefore, can accept only  $2\times38=13,122$  different codes. A trinary (open) A9 will be interpreted as a logic 1. However, if the encoder sends a trinary (or logic 1) and the decoder address is a logic 1 (or trinary) respectively, the valid transmission output length will be shortened to the R1 $\times$ C1 time constant.

#### MC145029

This decoder operates like the MC145027, but it assumes the first four received bits to be address bits and the remaining five received bits to be data.

### DOUBLE TRANSMISSION DECODING

Although the encoder sends two words for error checking, a decoder does not necessarily wait for two transmitted words to be received before issuing a vaild transmission output.

#### PIN DESCRIPTIONS

### MC145026 ENCODER

A1/D1-A9/D9, ADDRESS/DATA INPUTS (PINS 1, 2, 3, 4, 5, 6, 7, 9, 10) — These inputs are encoded and the data is serially output from the encoder.

RS, CTC, RTC, OSCILLATOR COMPONENTS (PINS 11, 12, 13) — These pins are part of the oscillator section of the encoder. If an external signal source is used instead of the internal oscillator, it should be connected to the RS input and the RTC and CTC pins should be left open.

TE, TRANSMIT-ENABLE INPUT (PIN 14) This active low input initiates transmission when forced low. An internal pullup device keeps this input normally high.

Data Out, DATA OUTPUT (PIN 15) — This is the output of the encoder that serially presents the encoded word.

**VDD, POSITIVE SUPPLY (PIN 16)** — The most positive power supply.

VSS, NEGATIVE SUPPLY (PIN 8) - The most negative supply (usually ground).

### MC145027, MC145028, MC145029 DECODERS

A1-A5 (MC145027), A1-A9 (MC145028), A1-A4 (MC145029), ADDRESS INPUTS — These address inputs must match the corresponding encoder inputs in order for the decoder to output data.

D6-D9 (MC145027), D5-D9 (MC145029), DATA OUT-PUTS — These outputs present the information that is on the corresponding encoder inputs. Note: only binary data will be acknowledged; a trinary open will be decoded as a logic one. R<sub>1</sub>, C<sub>1</sub>, PULSE DISCRIMINATOR (PINS 6, 7) — These pins accept a resistor and capacitor that are used to determine whether a narrow pulse or a wide pulse has been encoded. The time constant R<sub>1</sub>  $\times$  C<sub>1</sub> should be set to 1.72 encoder (transmitter) clock periods. R<sub>1</sub>C<sub>1</sub> = 3.95 R<sub>TCCTC</sub>.

 $R_2/C_2$ , DEAD TIME DISCRIMINATOR (PIN 10) — This pin accepts a resistor and a capacitor to VSS that are used to detect both the end of an encoded word and the end of transmission. The time constant  $R_2 \times C_2$  should be 33.5 encoder (transmitter) clock periods (four data bit periods):  $R_2C_2 = 77\ R_TCC_TC$ . This time constant is used to determine that Data In has remained low for four data bit times (end of transmission). A separate comparator looks at a voltage-equivalent two data bit times (0.4  $R_2C_2$ ) to detect the dead time between transmitted words.

## VT, VALID TRANSMISSION (PIN 11) — This output goes high when the following conditions are satisfied:

- 1. the transmitted address matches the receiver address, and
- 2. the transmitted data matches the last valid data received (MC145027 and MC145029, only).

VT will remain high until a mismatch is received, or no input signal is received for four data bit times.


V<sub>DD</sub>, POSITIVE SUPPLY (PIN 16) — The most positive power supply.

VSS, NEGATIVE SUPPLY (PIN 8) — The most negative supply (usually ground).

RTCCTC 3-Pin Data Select ÷ 4 Data Oscillator 15 and Out and Divider Buffer **Enable** Ring Counter and 1-of-9 Decoder 16 A1/D1 V<sub>DD</sub> A2/D2 VSS A4/D4 Trinary A5/D5 5 Detector A6/D6 A7/D7 A8/D8 9 A9/D9

FIGURE 1 - MC145026 ENCODER BLOCK DIAGRAM

FIGURE 2 - MC145027 DECODER BLOCK DIAGRAM



Sequencer Circuit

9 8 7 6 5 4 3 2 1

Data
Extractor

Control
Logic

Valid
Transmission

Valid
Transmission

Data
Extractor

Color
Tolor
Transmission

Valid
Transmission

Valid
Transmission

Valid
Transmission

FIGURE 3 — MC145028 DECODER BLOCK DIAGRAM

FIGURE 4 - MC145029 DECODER BLOCK DIAGRAM





FIGURE 5 - ENCODER OSCILLATOR INFORMATION



This oscillator will operate at a frequency determined by the external RC network; i.e.,

$$f \cong \frac{1}{2.3 \text{ R}_{TC} \text{ C}_{TC'}} (Hz)$$

for 1 kHz $\leq$ f $\leq$ 400 kHz where:  $C_{TC}' = C_{TC} + C_{layout} + 12 pF$ 

R<sub>S</sub>≈2 R<sub>TC</sub> R<sub>S</sub>≥20 k R<sub>TC</sub>≥ 10 k 400 pF < C<sub>TC</sub> < 15 μF

The value for RS should be chosen to be  $\geq$  2 times RTC. This range will ensure that current through RS is insignificant compared to current through R<sub>TC</sub>. The upper limit for R<sub>S</sub> must ensure that R<sub>S</sub> × 5 pF (input capacitance) is small compared to R<sub>TC</sub> × C<sub>TC</sub>. For frequencies outside the indicated range, the formula will be

less accurate. The minimum recommended oscillation frequency of this circuit is 1 kHz. Susceptibility to externally induced noise signals may occur for frequencies below 1 kHz and/or when resistors utilized are greater than 1 M $\Omega$ .

FIGURE 6 - ENCODER/DECODER TIMING DIAGRAM




FIGURE 7 - MC145026 ENCODER DATA WAVEFORMS







FIGURE 8 - MC145027/MC145029 FLOWCHART






<sup>\*</sup>For shift register comparisons, a "T" is stored as a "1".

FIGURE 10 — f<sub>max</sub> vs C<sub>layout</sub> MC145027, MC145028, and MC145029



 $C_{layout}$  (pF) on Pins 1-5 (MC145027); Pins 1-5 and 12-15 (MC145028); Pins 1-4 (MC145029)



7

# **CMOS Smoke Detectors**

### [3]

### **CMOS SMOKE DETECTORS**

Device		
Number	Function	
MC14466	Low Cost Smoke Detector	_
MC14467-1	Low Cost Smoke Detector	
MC14468	Interconnectable Smoke Detector	

Function	On-Chip High Input Impedance FET Comparator	Low Battery Detector	Piezoelectric Horn Driver	Device Number	Number of Pins
Ionization-Type Smoke Detector	-	1	-	MC14466	16
		7	1	MC14467-1	16
Ionization-Type Smoke Detector with Interconnect		/	1	MC14468	16



### MC14466

### LOW-COST SMOKE DETECTOR

The MC14466, together with an ionization chamber, will detect smoke using a minimum of external components. When smoke is sensed, an alarm is sounded via an external piezoelectric transducer and internal drivers. This circuit is designed to comply with the UL217 specification.

- Ionization Type with On-Chip FET Input Comparator
- Piezoelectric Horn Driver
- Guard Outputs on Both Sides of Detect Input
- Low Battery Trip Point Internally Set Can Be Altered Via External Resistor
- Detect Threshold Internally Set Can Be Altered Via External Resistor
- Pulse Testing for Low Battery Uses LED for Battery Loading
- Comparator Outputs for Detect and Low Battery
- Internal Reverse Battery Protection
- Chip Complexity: 239 FETs


### **CMOS MSI**


(LOW-POWER COMPLEMENTARY MOS)

LOW-COST SMOKE DETECTOR



\*Pins 15 and 16 are connected via a metal shorting bar. See package detail in Figure 1.





### MAXIMUM RATINGS (Voltages referenced to Vss)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +15	V
Input Voltage, All Inputs	V <sub>in</sub>	-0.25 to V <sub>DD</sub> + 0.25	V
DC Input Current, per Pin	lin .	10	mA.
DC Output Current, per Pin	lout	30	mΑ
Operating Temperature Range	T <sub>A</sub> -	0 to +50	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	. °C
Reverse Battery Time	- t <sub>BB</sub>	5.0	S

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields: however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{OUt}$  be constrained to the range  $V_{SS}\!\leq\!(V_{in})$  or  $V_{OUt}\!)\!\leq\!V_{DD}$ .

### RECOMMENDED DC OPERATING CONDITIONS (Voltages referenced to VSS)

Parameter	Symbol	Value	Unit	
Supply Voltage	V <sub>DD</sub>	9.0	V	
Timing Capacitor	C <sub>ext</sub>	0.1	μF	
Timing Resistor	Rext	8.2	MΩ	
Battery Load (Resistor or LED)	-	10	mA	


### ELECTRICAL CHARACTERISTICS (TA = 25°C)

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Тур	Max	Unit
Operating Voltage	V <sub>DD</sub>	-	6.0		10	V
Output Voltage Piezoelectric Horn Drivers (I <sub>OH</sub> = 16 mA)	VOH	7.4 9.0	6.5 8.5	- 8.8		V
Comparators ( $I_{OH} = 30 \mu A$ ) Piezoelectric Horn Drivers ( $I_{OL} = -16 \text{ mA}$ ) Comparators ( $I_{OL} = -30 \mu A$ )	VOL	7.4 9.0	-	0.1	0.9 0.5	
Output Current — LED Driver (V <sub>OL</sub> = 3.0 V)	lor	7.4	10		-	- mA
Operating Current ( $R_{\text{ext}} = 8.2 \text{ M}\Omega$ )	IDD	9.0	-	5.0	9.0	μА
Input Current - Detect (40% R.H.)	lin	9.0	· -	-	± 1.0	pА
Internal Set Voltage - Low Battery - Sensitivity	V <sub>low</sub> V <sub>set</sub>	9.0	7.2 47	- 50	7.8 53	V %V <sub>DD</sub>
Hysteresis	V <sub>hys</sub>	9.0	75	100	150	mV
Offset Voltage (measured at V <sub>in</sub> = V <sub>DD</sub> /2) Active Guard Detect Comparator	Vos	9.0 9.0	7 - = 1 <sup>1</sup> .		± 100 ± 50	mV

TIMING PARAMETERS ( $C_{\text{ext}} = 0.1 \, \mu\text{F}, \, R_{\text{ext}} = 8.2 \, \text{M}\Omega, \, V_{\text{DD}} = 9.0 \, \text{V}, \, T_{\Delta} = 25 \, ^{\circ}\text{C}$ )

	Characteristics		Min	Тур	Max	Units
Oscillator Period		No Smoke Smoke	1.34	1.67	2.0 48	s ms
Oscillator Rise Time (Pin 12)	<del>- Principle (Carrier Carrier Carrier)</del> - Garnes (Carrier Carrier Carrier Carrier Carrier Carrier Carrier Carrier Carrier Carrier Carrier Carrier Carr	Cilloke	8	10	12	ms
Horn Output		On Time	120	160	208	ms
(During Smoke)		Off Time	60	80	104	ms
LED Output		Off Time Between Pulses	32	40	48	s
(During No Smoke)		On Time	8	10	12	ms
Horn Output		On Time	8	10	12	ms
(During Low Battery)		Off Time Between Pulses	32	40	48	s

### TIMING DIAGRAM




NOTES: 1. Horn modulation is self-completing. When going from smoke to no smoke, the alarm condition will terminate only when horn is off.

2. Comparators are strobed on once per clock cycle (1.67 s for no smoke, 40 m s for smoke).

3. Low battery comparator information is latched only during LED pulse.

FIGURE 1 — PACKAGE DETAIL



★ External lead connection (shorting bar) between Pins 15 and 16.

### **DEVICE OPERATION**

#### TIMING

The internal oscillator of the MC14466 operates with a period of 1.67 seconds during no-smoke conditions. Each 1.67 seconds, internal power is applied to the entire IC and a check is made for smoke. Every 24 clock cycles a check is made for low battery by comparing VDD to an internal zener voltage. Since very small currents are used in the oscillator, the oscillator capacitor should be of a low leakage type.

### DETECT CIRCUITRY

If smoke is detected, the oscillator period becomes 40 ms and the piezoelectric horn oscillator circuit is enabled. The horn output is modulated 200 ms on, 40 ms off. During the off time, smoke is again checked and will inhibit further horn output if no smoke is sensed. During smoke conditions the low battery detection is inhibited, but the LED pulses at a 1.0 Hz rate

An active guard is provided on both pins adjacent to the detect input. The voltage at these pins will be within 100 mV of the input signal. This will keep surface leakage currents to a minimum and provide a method of measuring the input voltage without loading the ionization chamber. The active guard op amp is not power strobed and thus gives constant protection from surface leakage current. Pin 16 of the active guard is connected to Pin 15 (the detect input) during shipping to protect Pin 15 from static damage (see Figure 1).

### SENSITIVITY/LOW BATTERY THRESHOLDS

Both the sensitivity threshold and the low battery voltage levels are set internally by a common voltage divider con-

nected between V<sub>DD</sub> and V<sub>SS</sub>. These voltages can be altered by external resistors connected from Pins 3 or 13 to either V<sub>DD</sub> or V<sub>SS</sub>. There will be a slight interaction here due to the common voltage divider network.

#### TEST MODE

Since the internal op amps and comparators are power strobed, adjustments for sensitivity or low battery level could be difficult and/or time-consuming. By forcing Pin 12 to VSS, the power strobing is bypassed and the outputs, Pins 1 and 4, constantly show smoke/no-smoke and good battery/low battery, respectively. Pin 1 = VDD for smoke and Pin 4 = VDD for low battery. In this mode and during the 10ms power strobe, chip current rises to approximately 50  $\mu A$ .


#### LED PULSE

The 9-volt battery level is checked every 40 seconds during the LED pulse. The battery is loaded via a 10 mA pulse for 10 ms. If the LED is not used, it should be replaced with an equivalent resistor such that the battery loading remains at 10 mA.

### **HYSTERESIS**

When smoke is detected, the resistor/divider network that sets sensitivity is altered to increase sensitivity. This yields approximately 100 mV of hysteresis and avoids false triggering.

FIGURE 2 — TYPICAL APPLICATION AS IONIZATION SMOKE DETECTOR



NOTE: Component values may change depending on type of piezoelectric horn used.

### ₽:

FIGURE 3 — TYPICAL LED OUTPUT I-V CHARACTERISTIC





FIGURE 4 — TYPICAL P HORN DRIVER OUTPUT I-V CHARACTERISTIC







FIGURE 5 — TYPICAL COMPARATOR OUTPUT I-V CHARACTERISTIC



### **Advance Information**

#### LOW-COST SMOKE DETECTOR

The MC14467-1, when used with an ionization chamber and a small number of external components, will detect smoke. When smoke is sensed, an alarm is sounded via an external piezoelectric transducer and internal drivers. This circuit is designed to comply with the UL217 specification.

- Ionization Type with On-Chip FET Input Comparator
- Piezoelectric Horn Driver
- Guard Outputs on Both Sides of Detect Input
- Input-Protection Diodes on the Detect Input
- Low-Battery Trip Point, Internally Set, Can Be Altered Via External Resistor
- Detect Threshold, Internally Set, Can Be Altered Via External Resistor
- Pulse Testing for Low Battery Uses LED for Battery Loading
- Comparator Outputs for Detect and Low Battery
- Internal Reverse Battery Protection
- Direct Replacement for the MC14467, with Improved Alarm Stability

### **CMOS MSI**


(LOW-POWER COMPLEMENTARY MOS)

LOW-COST SMOKE DETECTOR




MC14467P1 PLASTIC PACKAGE CASE 648

### BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

### PIN ASSIGNMENT



## MC14467-1

## MAXIMUM RATINGS\* (Voltages referenced to VSS)

Rating		Symbol	Value	Unit
DC Supply Voltage		$V_{DD}$	-0.5 to +15	V
Input Voltage, All Inputs Except Pin 8	100	V <sub>in</sub>	-0.25 toV <sub>DD</sub> +0.25	V 4
DC Current Drain per Input Pin, Except Pin 15=1 mA		Jan 1 Beach	10	mA
DC Current Drain per Output Pin		1 1	30	mA
Operating Temperature Range		TA	- 10 to +60	°C
Storage Temperature Range		T <sub>stg</sub>	- 55 to + 125	°C
Reverse Battery Time	100	tRB	5.0	S

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

## RECOMMENDED DC OPERATING CONDITIONS (Voltages referenced to VSS)

	Parameter	Symbol	Value	Unit
Supply Voltage		V <sub>DD</sub>	9.0	٧
Timing Capacitor		-	0.1	μF
Timing Resistor		-	8.2	МΩ
Battery Load (Resistor or LED)		-	10	mA

## **ELECTRICAL CHARACTERISTICS** (Voltages referenced to $V_{SS}$ , $T_A = 25$ °C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Operating Voltage	V <sub>DD</sub>	-	6.0	_	12	V
Output Voltage	VOH	7.0	0.0			V
Piezoelectric Horn Drivers ( $I_{OH} = -16 \text{ mA}$ ) Comparators ( $I_{OH} = -30 \mu \text{A}$ )		7.2 9.0	6.3 8.5	8.8		
Piezoelectric Horn Drivers ( $I_{OL} = +16 \text{ mA}$ ) Comparators ( $I_{OL} = +30 \mu\text{A}$ )	V <sub>OL</sub>	7.2 9.0	- -	0.1	0.9 0.5	V
Output Voltage - LED Driver, I <sub>OL</sub> = 10 mA	V <sub>OL</sub>	7.2			3.0	V
	14 Lo-Z 116 Hi-Z	9.0 9.0	_	10 500	_	kΩ
Operating Current (R <sub>bias</sub> =8.2 MΩ)	IDD	9.0 12.0	_ _	5.0 —	9.0 12.0	μA
Input Current - Detect (40% R.H.)	lin	9.0	-	_	± 1.0	pΑ
Internal Set Voltage Low Battery Sensitivity	V <sub>low</sub> V <sub>set</sub>	9.0	7.2 47	- 50	7.8 53	V %V <sub>DD</sub>
Hysteresis	V <sub>hys</sub>	9.0	75	100	150	mV
Offset Voltage (measured at V <sub>in</sub> = V <sub>DD</sub> /2) Active Guard Detect Comparator	Vos	9.0 9.0		· -	± 100 ± 50	mV
Input Voltage Range, Pin 8	V <sub>in</sub>		- 10	<u> </u>	V <sub>DD</sub> + 10	V
Input Capacitance	C <sub>in</sub>	_		5.0	-	pF
Common Mode Voltage Range, Pin 15	V <sub>cm</sub>	,-,	0.6	-	V <sub>DD</sub> -2	V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that except for pin 8,  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ . For pin 8, refer to the Electrical Characteristics.

## TIMING

The internal oscillator of the MC14467-1 operates with a period of 1.67 seconds during no-smoke conditions. Each 1.67 seconds, internal power is applied to the entire IC and a check is made for smoke, except during LED pulse, Low Battery Alarm Chirp, or Horn Modulation (in smoke). Every 24 clock cycles a check is made for low battery by comparing VDD to an internal zener voltage. Since very small currents are used in the oscillator, the oscillator capacitor should be of a low leakage type.

### DETECT CIRCUITRY

If smoke is detected, the oscillator period becomes 40 ms and the piezoelectric horn oscillator circuit is enabled. The horn output is modulated 160 ms on, 80 ms off. During the off time, smoke is again checked and will inhibit further horn output if no smoke is sensed. During smoke conditions the low battery alarm is inhibited, but the LED pulses at a 1.0 Hz rate.

An active guard is provided on both pins adjacent to the detect input. The voltage at these pins will be within 100 mV of the input signal. This will keep surface leakage currents to a minimum and provide a method of measuring the input voltage without loading the ionization chamber. The active guard op amp is not power strobed and thus gives constant protection from surface leakage currents. Pin 15 (the Detect input) has internal diode protection against static damage.

## SENSITIVITY/LOW BATTERY THRESHOLDS

Both the sensitivity threshold and the low battery voltage levels are set internally by a common voltage divider connected between  $V_{DD}$  and  $V_{SS}$ . These voltages can be altered by external resistors connected from pins 3 or 13 to either  $V_{DD}$  or  $V_{SS}$ . There will be a slight interaction here due to the common voltage divider network.

### **TEST MODE**

Since the internal op amps and comparators are power strobed, adjustments for sensitivity or low battery level could be difficult and/or time-consuming. By forcing Pin 12 to VSS, the power strobing is bypassed and the outputs, Pins 1 and 4, constantly show smoke/no smoke and good battery/low battery, respectively. Pin  $1 = V_{DD}$  for smoke and Pin  $4 = V_{DD}$  for low battery. In this mode and during the 10 ms power strobe, chip current rises to approximately  $50~\mu\text{A}$ .


### LED PULSE

The 9-volt battery level is checked every 40 seconds during the LED pulse. The battery is loaded via a 10 mA pulse for 10 ms. If the LED is not used, it should be replaced with an equivalent resistor such that the battery loading remains at 10 mA.

### **HYSTERESIS**

When smoke is detected, the resistor/divider network that sets sensitivity is altered to increase sensitivity. This yields approximately 100 mV of hysteresis and reduces false triggering.






\*NOTE: Component values may change depending on type of piezoelectric horn used.

F:}

TIMING PARAMETERS (C=0.1  $\mu$ F, R<sub>bias</sub>=8.2 M $\Omega$ , V<sub>DD</sub>=9.0 V, T<sub>A</sub>=25°C, See Figure 5)

Characteristics	Symbol	Min	Тур	Max	Units
Oscillator Period No Smoke Smoke	<sup>†</sup> Cl	1.34 32	1.67 40	2.0 48	s ms
Oscillator Rise Time	t <sub>r</sub>	8	10	12	ms
Horn Output On Time (During Smoke) Off Time	PW <sub>on</sub> PW <sub>off</sub>	120 60	160 80	208 104	ms ms
LED Output Between Pulses On Time	tLED PW <sub>on</sub>	32 8	40 10	48 12	s ms
Horn Output On Time (During Low Battery) Between Pulses	t <sub>on</sub>	8 32	10 40	12 48	ms s









FIGURE 4 — TYPICAL P HORN DRIVER OUTPUT I-V CHARACTERISTIC







NOTES: 1. Horn modulation is self-completing. When going from smoke to no smoke, the alarm condition will terminate only when horn is off. 2. Comparators are strobed on once per clock cycle (1.67 s for no smoke, 40 ms for smoke).

3. Low battery comparator information is latched only during LED pulse.

4. ~ 100 mV p-p swing.




# MC14468

## **Advance Information**

### LOW-COST SMOKE DETECTOR WITH INTERCONNECT

The MC14468, when used with an ionization chamber and a small number of external components, will detect smoke. When smoke is sensed, an alarm is sounded via an external piezoelectric transducer and internal drivers. This circuit is designed to comply with the UL217 specification.

- Ionization Type with On-Chip FET Input Comparator
- Piezoelectric Horn Driver
- Guard Outputs on Both Sides of Detect Input
- Input-Protection Diodes on the Detect Input
- Low-Battery Trip Point, Internally Set, Can Be Altered Via External Resistor
- Detect Threshold, Internally Set, Can Be Altered Via External Resistor
- Pulse Testing for Low Battery Uses LED for Battery Loading
- Comparator Output for Detect
- Internal Reverse Battery Protection
- Strobe Output for External Trim Resistors
- I/O Pin Allows Up to 40 Units to be Connected for Common Signaling
- Power-On Reset Prevents False Alarms on Battery Change



This document contains information on a new product. Specifications and information herein are subject to change without notice.

## **CMOS MSI**

(LOW POWER COMPLEMENTARY MOS)

LOW-COST SMOKE DETECTOR
WITH INTERCONNECT



P SUFFIX PLASTIC PACKAGE CASE 648

## PIN ASSIGNMENT

	The Control of the Co		
	Detect Comp. Out	16	Guard Hi-Z
	1/0	2 15	Detect Input
	Low V Set	3 14	Guard Lo-Z
	Strobe Out	<b>d</b> 4 13	Sensitivity Set
	LED	<b>t</b> 5 12	Osc Capacitor
	V <sub>DD</sub>	<b>d</b> 6 11	Silver
	Timing Resistor	7 10	Brass
	Feedback	8 9	V <sub>SS</sub>
- 1			

8

MAXIMUM RATINGS\* (Voltages referenced to VSS)

Rating			Symbol	Value	Unit
DC Supply Voltage	-		V <sub>DD</sub>	-0.5 to +15	V
Input Voltage, All Inputs Except Pin 8			V <sub>in</sub>	-0.25 toV <sub>DD</sub> +0.25	V
DC Current Drain per Input Pin, Except Pin 15=1 mA			¥	10	mA -
DC Current Drain per Output Pin		1.00	1	30	mA :
Operating Temperature Range			TA	- 10 to +60	°C
Storage Temperature Range			T <sub>stg</sub>	- 55 to + 125	°C
Reverse Battery Time			tRB	5.0	s

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

RECOMMENDED DC OPERATING CONDITIONS (Voltages referenced to VSS)

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	9.0	V
Timing Capacitor	-	0.1	μF
Timing Resistor	-	8.2	MΩ
Battery Load (Resistor or LED)	_	10	mA

## ELECTRICAL CHARACTERISTICS (TA = 25°C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Operating Voltage	V <sub>DD</sub>	_	6.0	_	12	V
Output Voltage Piezoelectric Horn Drivers (I <sub>OH</sub> = - 16 mA)	VOH	7.2	6.3	_		V
Comparators ( $I_{OH} = -30 \mu A$ ) Piezoelectric Horn Drivers ( $I_{OL} = +16 \mu A$ ) Comparators ( $I_{OI} = +30 \mu A$ )	VOL	7.2 9.0	8.5 — —	8.8 - 0.1	0.9 0.5	V
Output Voltage - LED Driver, IOL = 10 mA	VOL	7.2	_	_	3.0	V
Output Impedance, Active Guard Pin 14 Pin 16	Lo-Z Hi-Z	9.0 9.0	_	10 500	-	kΩ
Operating Current (R <sub>bias</sub> =8.2 M $\Omega$ )	lDD	9.0 12.0	_	5.0 —	9.0 12.0	μΑ
Input Current - Detect (40% R.H.)	lin	9.0	_	_	± 1.0	pА
Input Current, Pin 8	lin	9.0	_		± 0.1	μΑ
Input Current @ 50°C, Pin 15	lin		_		± 6.0	pА
Internal Set Voltage Low Battery Sensitivity	V <sub>low</sub> V <sub>set</sub>	9.0	7.2 47	 50	7.8 53	v %V <sub>DD</sub>
Hysteresis	V <sub>hys</sub>	9.0	75	100	150	mV
Offset Voltage (measured at V <sub>in</sub> = V <sub>DD</sub> /2) Active Guard Detect Comparator	Vos	9.0 9.0	-	- -	± 100 ± 50	mV.
Input Voltage Range, Pin 8	V <sub>in</sub>		- 10		V <sub>DD</sub> + 10	V
Input Capacitance	C <sub>in</sub>		-	5.0	_	рF
Common Mode Voltage Range, Pin 15	V <sub>cm</sub>		0.6		V <sub>DD</sub> -2	٧
I/O Current, Pin 2 Input, V <sub>OL</sub> =V <sub>DD</sub> -2 Output, V <sub>OH</sub> =V <sub>DD</sub> -2	loh loh	<u>-</u>	25 - 4.0	-	100 16	μΑ

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

## MC14468

TIMING PARAMETERS (C=0.1  $\mu$ F, R<sub>Bias</sub>=8.2 M $\Omega$ , V<sub>DD</sub>=9.0 V, T<sub>A</sub>=25 °C, See Figure 5)

Characteristics	Symbol	Min	Тур	Max	Units
Oscillator Period No Smoke Smoke	tCI	1.34 32	1.67 40	2.0 48	s ms
Oscillator Rise Time	t <sub>r</sub>	8	10	12	ms
Horn Output On Time (During Smoke) Off Time	PW <sub>on</sub> PW <sub>off</sub>	120 60	160 80	208 104	ms ms
LED Output Between Pulses On Time	tLED PW <sub>on</sub>	32 8	40 10	48 12	s ms
Horn Output On Time (During Low Battery) Between Pulses	t <sub>on</sub>	8 32	10 40	12 48	ms s

FIGURE 2 — TYPICAL COMPARATOR OUTPUT I-V CHARACTERISTIC

10.0


VDD = 9.0 Vdc or 7.2 Vdc


VDD = 9.0 Vdc or 7.2 Vdc

P - CH SOURCE
AND
N - CH SINN
CURRENT

VDS, DRAIN TO SOURCE VOLTAGE (Vdc)

FIGURE 3 - TYPICAL P HORN DRIVER OUTPUT I-V CHARACTERISTIC





### DEVICE OPERATION

### TIMING

The internal oscillator of the MC14468 operates with a period of 1.67 seconds during no-smoke conditions. Each 1.67 seconds, internal power is applied to the entire IC and a check is made for smoke, except during LED pulse, Low Battery Alarm Chirp, or Horn Modulation (in smoke). Every 24 clock cycles a check is made for low battery by comparing VpD to an internal zener voltage. Since very small currents are used in the oscillator, the oscillator capacitor should be of a low leakage type.

### DETECT CIRCUITRY

If smoke is detected, the oscillator period becomes 40 ms and the piezoelectric horn oscillator circuit is enabled. The horn output is modulated 160 ms on, 80 ms off. During the off time, smoke is again checked and will inhibit further horn output if no smoke is sensed. During local smoke conditions the low battery alarm is inhibited, but the LED pulses at a 1.0 Hz rate. In remote smoke, the LED is inhibited as well.

An active guard is provided on both pins adjacent to the detect input. The voltage at these pins will be within 100 mV of the input signal. This will keep surface leakage currents to a minimum and provide a method of measuring the input voltage without loading the ionization chamber. The active guard op amp is not power strobed and thus gives constant protection from surface leakage currents. Pin 15 (the Detect input) has internal diode protection against static damage.

### INTERCONNECT

The I/O (Pin 2), in combination with VSS, is used to interconnect up to 40 remote units for common signaling. A Local Smoke condition activates a current limited output driver, thereby signaling Remote Smoke to interconnected units. A small current sink improves noise immunity during non-smoke conditions. Remote units at lower voltages do not draw excessive current from a sending unit at a higher

voltage. The I/O is disabled for three oscillator cycles after power up, to eliminate false alarming of remote units when the battery is changed.

## SENSITIVITY/LOW BATTERY THRESHOLDS

Both the sensitivity threshold and the low battery voltage levels are set internally by a common voltage divider connected between VDD and VSS. These voltages can be altered by external resistors connected from pins 3 or 13 to either VDD or VSS. There will be a slight interaction here due to the common voltage divider network.

### TEST MODE

Since the internal op amps and comparators are power strobed, adjustments for sensitivity or low battery level could be difficult and/or time-consuming. By forcing Pin 12 to VSS, the power strobing is bypassed and the output, Pin 1, constantly shows smoke/no smoke. Pin 1 = VDD for smoke. In this mode and during the 10 ms power strobe, chip current rises to approximately 50  $\mu$ A.


### LED PULSE

The 9-volt battery level is checked every 40 seconds during the LED pulse. The battery is loaded via a 10 mA pulse for 10 ms. If the LED is not used, it should be replaced with an equivalent resistor such that the battery loading remains at 10 mA.


## HYSTERESIS

When smoke is detected, the resistor/divider network that sets sensitivity is altered to increase sensitivity. This yields approximately 100 mV of hysteresis and reduces false triggering.

FIGURE 4 - TYPICAL APPLICATION AS IONIZATION SMOKE DETECTOR



\*NOTE: Component values may change depending on type of piezoelectric horn used.



NOTES: 1 Horn modulation is self-completing. When going from smoke to no smoke, the alarm condition will terminate only when horn is off. 2. Comparators are strobed on once per clock cycle (1.67 s for no smoke, 40 ms for smoke).

3. Low battery comparator information is latched only during LED pulse.

**Miscellaneous Functions** 

## MISCELLANEOUS FUNCTIONS

Device Number	Function
MC14460	Automotive Speed Control Processor
MC14490	Hex Contact Bounce Eliminator
MC14500B	Industrial Control Unit



# MC14460


## AUTOMOTIVE SPEED CONTROL PROCESSOR

The MC14460 device is designed to measure vehicle speed and provide pulse-width modulated outputs to trim a throttle positioning servo to maintain an internally stored reference speed.

The stored reference speed can be altered by the DECEL and ACCEL driver commands. The DECEL command trims down the speed, while ACCEL trims up the speed.

A BRAKE input is provided to turn off the outputs with a RESUME driver command to return the vehicle to the last stored


- On-Chip Master Oscillator for System Time Reference
- Separate On-Chip Pulse Oscillator for Output Pulse Width Adjustment (Analogous to System Gain)
- Diode Protection on All Inputs
- Internal Redundant Brake and Minimum Speed Checks
- Acceleration Rates Controlled During ACCEL and RESUME Modes of Operation
  Low Frequency Speed Sensors Used
  No Throttle Position Feedback Required
- Low Frequency Speed Sensors Used
- No Throttle Position Feedback Required
- Power-On Reset
- Buffered Outputs Compatible with Discrete Transistor Driver Interface
- Low Power Dissipation




## **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

**AUTOMOTIVE SPEED** CONTROL PROCESSOR



### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in}$  or  $V_{out}$ )  $\leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +6.0	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Input Current, per Pin	lin	± 10	mAdc
Operating Temperature Range —	TA	-40 to +85	°С
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°С


## ELECTRICAL CHARACTERISTICS (TA = -40°C to +85°C)

Characteristic	Symbol	V <sub>DD</sub>	Min	Тур	Max	Unit
Supply Voltage Pin 16	V <sub>DD</sub>	<del>-</del>	4.0	5.0	6.0	Vdc
Output Voltage	VoL	5.0	- 1	_	0.5	Vdc
Pins 1, 2, 5, 6, 14, 15	Voн	5.0	4.5			Vdc
Input Voltage	VIL	-:		_	0.3 V <sub>DD</sub>	Vdc
Pins 3, 7, 9, 10, 11, 12, 13	VIH		0.7 V <sub>DD</sub>	<del>-</del>		Vdc
Pin 4	VIL		V <sub>DD</sub> -1.5	. +		Vdc
	VIH		=		V <sub>DD</sub> +1.5	Vdc
Input Hysteresis Pin 4 (V <sub>IH</sub> — V <sub>IL</sub> )	HYS	#11 <b>(2</b> .00) 	0.4			Vdc
Output Drive Current Pins 1, 2, 5, 6 VOH = 4.6 Vdc	Юн	5.0	-0.29	<u>-</u>		mAdc
V <sub>OL</sub> = 0.4 Vdc	IOL	5.0	+0.36	_		mAdc
Pins 14, 15 V <sub>OH</sub> = 2.5 Vdc	ГОН	5.0	-2.0		1 - 1	mAdc
Input Current Pins 3, 4, 7, 10, 11, 12, 13 V <sub>II</sub> = 0.0 Vdc	112	6.0			-1.0	μAdc
V <sub>OH</sub> = 6.0 Vdc	IIH I	6.0			+1.0	μAdc
Pin 9 V <sub>II</sub> = 0.0 Vdc			15			
VIH = 6.0 Vdc	100	6.0 6.0	15		200 +1.0	μAdc μAdc
Supply Current Pin 16 (Both Oscillators Active, VAC and VENT Outputs High)	IIH	6.0		1.0	10	mAdc

FIGURE 1 - SYSTEM TIMING



## \*\*FIGURE 2 - OSCILLATORS



(0)

SWITCHING CHARACTERISTICS (TA = 25°C, VDD = 4-6 Vdc)

Characteristics	Symbol	Min	Тур	Max	Unit
ACCEL Input Hold Time	†ACC	16/f <sub>M</sub>	9.52*	_ 1	ms
DECEL Input Hold Time	†DEC	16/f <sub>M</sub>	9.52*	_	ms
RESUME Input Hold Time	tRES .	1		<u> </u>	μs
BRAKE Input Hold Time	tBRK	1	-	-	μs
Master Oscillator Frequency** $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ R_S = 100 \text{ k}\Omega$ $R = 43 \text{ k}\Omega, \ C = 5600 \text{ pF}$ Useful Range	fM	1596 1344	1680 1680	1764 2016	Hz Hz
Pulse Oscillator Frequency** $T_A = -40^{\circ}C$ to +85°C, $R_S = 100 \text{ k}\Omega$ $R = 43 \text{ k}\Omega$ , $C = 5600 \text{ pF}$ Useful Range	fp	1596 400	1680 1600	1764 3200	Hz Hz
Speed Input Frequency	fS			300	Hz
Speed Sample Time (1008/f <sub>M</sub> )	tsmpl		600*		ms
Speed Processing Time (16/f <sub>M</sub> )	tproc	70.00	8.9*		ms
System Cycle Time (1024/f <sub>M</sub> )	t <sub>cyc</sub>		608.9*		ms
Output Delay Time (9/f <sub>M</sub> )	tout		5.4*	= -	ms
Output Pulse Width Initializations (≈1/fp) Trim Outputs (≈1/fp)	PW <sub>I</sub> PW <sub>T</sub>	280* 10*		760* 80*	ms ms


 $<sup>*</sup>f_M = 1680 \text{ Hz}, f_P = 1600 \text{ Hz}, f_S = 2.222 \text{ Hz/MPH}$ 

## SYSTEM PERFORMANCE (TA = 25°C, VDD = 5 Vdc, fM = 1680 Hz, fS = 2.222 Hz/MPH)

Characteristic	Symbol	Typical	Unit
Speed Resolution (f <sub>M</sub> /2016 f <sub>S</sub> )	SRES	0.375	MPH
Minimum Operating Speed (f <sub>M</sub> /31.5 f <sub>S</sub> )	S <sub>min</sub>	24	MPH
Maximum Stored Speed (f <sub>M</sub> /8.4 f <sub>S</sub> )	S <sub>max</sub>	90	MPH
Controlled Acceleration Rate (ACCEL or RESUME Modes) (f <sub>M</sub> ) <sup>2</sup> /f <sub>S</sub> (6.881) (10 <sup>5</sup> )	A	1.85	MPH/s
Redundant Brake Speed Drop Below Stored Reference Speed (-f <sub>M</sub> /63 f <sub>S</sub> )	SRB	-12	MPH
Speed Deviation Assumes Suitable Mechanical Hookup and Pulse Oscillator Frequency Adjusted to Suit Throttle Servo Requirements			
Level Road (no wind, ± 1% grades)	ΔS <sub>N</sub>	±2	МРН
Transient Road Conditions (±10 MPH winds, ±7% grades)	ΔST	±3	МРН
Stored Speed Accuracy Steady-State (Acceleration = 0)	RSSS	0.375	МРН
Transient (Acceleration = ± A MPH/s)	RST	0.6 A	МРН

## TRUTH TABLE

OUT	PUT	
VAC	VENT	SERVO DRIVE
0	0	Decrease Speed
0	-1	Hold Speed
1 1	0	Invalid Output
1	1	Increase Speed



## **DEVICE OPERATION**

## PULSE OSCILLATOR (PO1, PO2, PO3; Pins 1, 2, 3)

These pins are the output pins of the output Pulse Oscillator, which is a three-terminal RC type. See Figure 2 for design parameters. This oscillator sets the relative pulse width of the VAC and VENT outputs.

## SPEED (SPD, Pin 4)

This is the Speed input to be controlled or stored. This input is level sensitive with hysteresis to allow use of slowly changing waveforms. Input frequency should never exceed 1/3 the Master Oscillator frequency (f<sub>M</sub>).


## MASTER OSCILLATOR (MO1, MO2, MO3; Pins 5, 6, 7)

The Master Oscillator is a three-terminal RC type. See Figure 2 for design parameters. This oscillator sets the master system timing.

### POWER-ON RESET (POR Pin 9)

This pin is the Power-On Reset input. As long as this input is LOW, the internal system is cleared and the VAC and VENT outputs are disabled. An internal pullup device will source 15-200 μAdc of current from this pin to allow capacitor charging for automatic power-on reset.

# FIGURE 4 - TYPICAL AUTOMOTIVE CRUISE CONTROL APPLICATION



## DECEL (DEC Pin 10)


This is the DECEL command input. When held HIGH both VAC and VENT outputs will be LOW. When the DECEL input returns LOW the last sample of the SPD input will be stored as the reference speed. The flow diagram in Figure 3 gives the detailed constraints/operation of this input.

### ACCEL (ACC, Pin 11)

This is the ACCEL command input. When held HIGH the VAC and VENT outputs will be modulated to maintain a fixed rate of acceleration. When the ACCEL input returns LOW the last sample of the SPD input will be stored as the reference speed. The flow diagram in Figure 3 gives the detailed constraints/operation of this input.

continued

### THROTTLE SERVO



Maximum Freq:

DC Resistance:

360 Hz (162 MPH)

< 40 Ω

## **DEVICE OPERATION** continued

### RESUME (RES. Pin 12)

This is the RESUME command input. When taken HIGH the system will lock into a mode where the VAC and VENT outputs are modulated to maintain a fixed rate acceleration. This acceleration ends when the SPD input sample matches the stored reference speed. The flow diagram in Figure 3 gives the detailed constraints/operation of this input.

### BRAKE (BRK, Pin 13)

This is the BRAKE command input. When this input is taken HIGH the system is disabled (both VAC and VENT outputs LOW) until a DECEL, ACCEL, or RESUME com-

mand is received. The flow diagram in Figure 3 gives the detailed constraints/operation of this input.

### VENT (Pin 14)

This is the VENT output. See Truth Table for operation.

### VAC (Pin 15)

This is the VAC output. See Truth Table for operation.


## GROUND (VSS, Pin 8)

Pin 8 is the ground connection for the package.

## POSITIVE POWER SUPPLY (VDD, Pin 16)

Pin 16 is the power supply connection for the package.

## FIGURE 5 - PC BOARD MODULE FOR CRUISE CONTROL



## Environment

; in < 1 ms

Jump Start . . . . . . . +24 Vdc for 5 min.

Reverse Battery . . . . -12 Vdc continuous



# MC14490


## HEX CONTACT BOUNCE ELIMINATOR


The MC14490 is constructed with complementary MOS enhancement mode devices, and is used for the elimination of extraneous level changes that result when interfacing with mechanical contacts. The digital contact bounce eliminator circuit takes an input signal from a bouncing contact and generates a clean digital signal four clock periods after the input has stabilized. The bounce eliminator circuit will remove bounce on both the "make" and the "break" of a contact closure. The clock for operation of the MC14490 is derived from an internal R-C oscillator which requires only an external capacitor to adjust for the desired operating frequency (bounce delay). The clock may also be driven from an external clock source or the oscillator of another MC14490 (see Figure 5).

- Diode Protection on All Inputs
- Noise Immunity = 45% of V<sub>DD</sub> Typical
- Six Debouncers Per Package
- Internal Pullups on All Data Inputs
- Can Be Used as a Digital Integrator, System Synchronizer, or Delay Line
- Internal Oscillator (R-C), or External Clock Source
- TTL Compatible Data Inputs/Outputs
- Single Line Input, Debounces Both "Make" and "Break" Contacts
- Does Not Require "Form C" (Single Pole Double Throw) Input Signal
- Cascadable for Longer Time Delays
- Schmitt Trigger on Clock Input (Pin 7)
- Supply Voltage Range = 3.0 V to 18 V
- Chip Complexity: 546 FETs or 136.5 Equivalent Gates

# CMOS LSI (LOW-POWER COMPLEMENTARY MOS)

HEX CONTACT BOUNCE ELIMINATOR





MAXIMUM RATINGS (Voltages referenced to VSS, Pin 8.)

Rating		Symbol	Value	Unit
DC Supply Voltage		$V_{DD}$	-0.5 to +18	٧
Input Voltage, All Inputs		V <sub>iņ</sub>	-0.5 to V <sub>DD</sub> ±0.5	>
DC Input Current, per Pin		lin	± 10	mΑ
Operating Temperature Range	MC14490L MC14490P	Тд	- 55 to + 125 - 50 to + 85	°C
Storage Temperature Range		T <sub>stg</sub>	-65 to +150	°C
Power Dissipation, per Package†		PD	500	mW

†Power Dissipation Temperature Derating

Plastic "P" Package - 12 mW/°C from 65 to 85°C

Ceramic "L" Package - 12 mW/°C from 100 to 125°C

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

Р	PIN ASSIGNMENT									
Ain	þ	10	16	V <sub>DD</sub>						
Bout	þ	2		A <sub>out</sub>						
Cin	þ	3		Bin						
Dout	q	4	13	C <sub>out</sub>						
Ein	4	5	12	Din						
Fout	þ	6		Eout						
Oscin				Fin						
Vss	þ	8	9	Oscout						

Characteristic		Symbol	VDD	Tlo		25°C Thigh					Unit
Characteristic		Symbol	Vdc	Min	Max	Min	Тур	Max	Min	Max	
Output Voltage "C	0" Level	VOL	5.0	-	0.05	-	0	0.05	-	0.05	٧
$V_{in} = V_{DD}$ or 0			10	-	0.05	-	0	0.05	~	0.05	
			15	-	0.05	-	0	0:05	_	0.05	
no de la companya de la companya de la companya de la companya de la companya de la companya de la companya de	1" Level	Voh	5.0	4.95		4.95	5.0	-	4.95	- 1	٧
$V_{in} = 0$ or $V_{DD}$			10	9.95	-	9.95	10	-	9.95		
			15	14.95	·	14.95	15	'	14.95	- 1	
Input Voltage # "C	0" Level	VIL						2.5	fact <sub>or</sub>		V
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$			5.0	- 1	1.5	, · · -	2.25	1.5		1.5	
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$			10		3.0	-	4.50	3.0	~	3.0	
$(V_0 = 13.5 \text{ or } 1.5 \text{ V})$			15	_ 3	4.0	-	6.75	4.0	~-	4.0	
	1" Level	VIH									V
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$	. 2010.	.110	5.0	3.5		3.5	2.75	_	3:5		
$(V_0 = 1.0 \text{ or } 9.0 \text{ V})$			10	7.0	s	7.0	5.50	_	7.0	_	
$(V_O = 1.5 \text{ or } 13.5 \text{ V})$			15	11.0	-	11.0	8.25		11.0	-	
Output Drive Current		lou		11.0		11.0	0.20				m/
Source		Юн		1							1117
Oscillator Output					]						
•			5.0	- 0.6	_	م ا	- 1.5		- 0.4	1 2	
$(V_{OH} = 2.5 \text{ V})$			5.0	- 0.12		- 0.5		_	- 0.08		
$(V_{OH} = 4.6 \text{ V})$			10	- 0.12		- 0.20		_	- 0.08		
$(V_{OH} = 9.5 \text{ V})$			15	- 1.4		- 0.20 - 1.2		_	- 1.0		-
$(V_{OH} = 13.5 \text{ V})$			15	- 1.4	-	- 1.2	- 3.0.		- 1.0		
Debounce Outputs			E 0	- 0.9		- 0.75	- 2.2	_	-0.6		
$(V_{OH} = 2.5 \text{ V})$			5.0 5.0	- 0.19			- 0.46		- 0.12	_	
$(V_{OH} = 4.6 \text{ V})$			10	- 0.60		- 0.10		_	-0.12	_	
$(V_{OH} = 9.5 V)$	4 7 7	- 1	15	- 1.8		- 0.50 - 1.5			- 1.2	_	
$(V_{OH} = 13.5 \text{ V})$			15	- 1.0		- 1.5	-4.5		- 1.2		L
Sink		IOL					,				m/
Oscillator Output											
$(V_{OL} = 0.4 \text{ V})$		200	5.0	0.36	-	0.30	0.9	-	0.24	-	
$(V_{OL} = 0.5 \text{ V})$		1	10	0.9		0.75	2.3	-	0.6	-	1
$(V_{OL} = 1.5 \text{ V})$			15	4.2	~	3.5	10		2.8	_	l
Debounce Outputs											
$(V_{OL} = 0.4 \text{ V})$			5.0	2.6	-	2.2	4.0	-	1.8		
$(V_{OL} = 0.5 \text{ V})$			10	4.0	- 1	3.3	9	, -	2.7		
(V <sub>OL</sub> = 1.5 V)			15	12	_	10	35	-	8.1		
Input Current		ин	15		2	-	0.2	2		11	μ.
Debounce Inputs (V <sub>in</sub> = V <sub>DD</sub> )		ΉΗ	15			ļ					<u></u>
Input Current Oscillator — Pin 7 (Vin=VSS or VDD)		. lin	15	_	± 620	-	± 255	± 400	-	± 250	μ,
Pullup Resistor Source Current		IIL .	5.0	210	375	140	190	255	70	130	μ,
Debounce Inputs		1	10	415	740	280	380	500	145	265	
$(V_{in} = V_{SS})$			15	610	1100	415	570	750	215	400	1
Input Capacitance		Cin	-	-	-	-	5.0	7.5	-	-	p
Quiescent Current		ISS	5.0	_	150	-	40	100	-	90	μA
$(V_{in} = V_{SS} \text{ or } V_{DD}, I_{out} = 0 \mu A)$		'55	10	_	280		90	225	-	180	[ ~
22 or . DD Out			15	_	840	_	225	650	_	550	1

#Noise immunity specified for worst case combination.

Noise margin for both "1" and "0" level = 1.0 V min @ Vpp = 5.0 V

2.0 V min @ V<sub>DD</sub> = 10 V 2.5 V min @ V<sub>DD</sub> = 15 V  $^*T_{low} = -55$  °C for L Device, -40 ° C for P Device.  $T_{high} = +125$  °C for L Device, +85 °C for P Device.

## SWITCHING CHARACTERISTICS (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25 °C)


Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Тур	Max	Unit
Output Rise Time	a. 40 17 25	5.0		180	360	ns
All Outputs	tTLH	10	100	90	180	
		15	-	65	130	
Output Fall Time			100		4, 1, 15	ns
Oscillator Output	tTHL	5.0		100	200	
	are the first	10		50	100	100
Debounce Outputs	THL	> 15 · 5.0 ·	<u> </u>	40	120	4
Debounce Outputs	, int	10		30	60	10.07
and the control of the control of the control of the control of the control of the control of the control of t The control of the control of		15	ME.	20	40	1
Propagation Delay Time	tPHL		-		1	ns
Oscillator Input to Debounce Outputs	THE	5.0		285	570	
		10	-	120	240	
		15	-	95	190	
	tPLH	5.0	-	370	740	
	147	10	_	160	320	
		15	- <del></del> -	120	240	
Clock Frequency (50% Duty Cycle)	f <sub>cl</sub>	5.0	. , —	2.8	1.4	MH;
(External Clock)		10		6	3.0	1
		15		9	4.5	1
Setup Time (See Figure 1)	t <sub>su</sub>	5.0	100	50	<u>,</u> –	ns
	1 1 1 11	10 15	80 60	30	72 - 2	195
Maximum External Clock Input	+	5.0	00	30	7:	1000
Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	10		No Lim		ns
Oscillator Input		15		NO LIIII		1.
Oscillator Frequency	f <sub>osc</sub> , typ			1.5		Hz
OSC <sub>out</sub>	l'osc, typ	5.0	<u> </u>	ext (in )	.Ε)	1 12
C <sub>ext</sub> ≥100 pF*			٦	4.5		
		10	=	ext (in )	. EV	1.
			L Ce	6.5	UF)	1
		15	_		<u></u>	1
			_ C∈	xt (in ,	u - )	

## \*POWER-DOWN CONSIDERATIONS

Large values of  $C_{\text{ext}}$  may cause problems when powering down the MC14490 because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge through the input protection diodes at Pin 7 or the parasitic diodes at Pin 9. Current through these internal diodes must be limited to 10 mA; therefore the turn-off time of the power supply must not be faster than  $t=(V_{DD}-V_{SS}) \cdot C_{ext}/(10 \text{ mA})$ . For example, if  $V_{DD}-V_{SS}=15 \text{ V}$  and  $C_{ext}=1 \text{ }_{\mu}F$ , the power supply must turn off no faster than  $t=(15 \text{ V}) \cdot (1 \text{ }_{\mu}F)/10 \text{ mA}=1.5 \text{ ms}$ . This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of the power supply to zero volts occurs, the MC14490 may sustain damage. To avoid this possibility, use external clamping diodes, D1 and D2, connected as shown in Figure 2.

FIGURE 1 - SWITCHING WAVEFORMS - VDD Oscin 50% 0.1 tpi H. Aout 50%; 10% H tPHL 90% Aout 10% - tf -V<sub>DD</sub> Oscin 50% 0 V VDDAin 50% -0 V



## THEORY OF OPERATION

The MC14490 Hex Contact Bounce Eliminator is basically a digital integrator. The circuit can integrate both up and down. This enables the circuit to eliminate bounce on both the leading and trailing edges of the signal, shown in the timing diagram of Figure 3.

Each of the six Bounce Eliminators is composed of a 4½-bit register (the integrator) and logic to compare the input with the contents of the shift register, as shown in Figure 4. The shift register requires a series of timing pulses in order to shift the input signal into each shift register location. These timing pulses (the clock signal) are represented in the upper waveform of Figure 3. Each of the six Bounce Eliminator circuits has an internal resistor as shown in Figure 4. A pullup resistor was incorporated rather than a pulldown resistor in order to implement switched ground input signals, such as those coming from relay contacts and push buttons. By switching ground, rather than a power supply lead, system faults (such as shorts to ground on the signal input leads) will not cause excessive currents in the wiring and contacts. Signal lead shorts to ground are much more probable than shorts to a power supply lead.

When the relay contact is open, (see Figure 4) the high level is inverted, and the shift register is loaded with a low on each negative edge of the clock signal. To understand the operation, we assume all bits of the shift register are loaded with lows and the output is at a high level.

At clock edge 1 (Figure 3) the input has gone low and a high has been loaded into the first bit or storage location of the shift register. Just after the negative edge of clock 1, the input signal has bounced back to a high. This causes the shift register to be reset to lows in all four bits — thus starting the timing sequence over again.

During clock edges 3 to 6 the input signal has stayed low. Thus, a high has been shifted into all four shift register bits and, as shown, the output goes low during the positive edge of clock pulse 6.

It should be noted that there is a 3½ to 4½ clock period delay between the clean input signal and output signal. In this example there is a delay of 3.8 clock periods from the beginning of the clean input signal.

After some time period of N clock periods, the contact is opened and at N+1 a low is loaded into the first bit. Just after N+1, when the input bounces low, all bits are set to a high. At N+2 nothing happens because the input and output are low and all bits of the shift register are high. At time N+3 and thereafter the input signal is a high, clean signal. At the positive edge of N+6 the output goes high as a result of four lows being shifted into the shift register.

Assuming the input signal is long enough to be clocked through the Bounce Eliminator, the output signal will be no longer or shorter than the clean input signal plus or minus one clock period.

The amount of time distortion between the input and output signals is a function of the difference in bounce characteristics on the edges of the input signal and the clock frequency. Since most relay contacts have more bounce when making as compared to breaking, the overall delay, counting bounce period, will be greater on the leading edge of the input signal than on the trailing edge. Thus, the output signal will be shorter than the input signal — if the leading edge bounce is included in the overall timing calculation.

The only requirement on the clock frequency in order to obtain a bounce free output signal is that four clock periods do not occur while the input signal is in a false state. Referring to Figure 3, a false state is seen to occur three times at the beginning of the input signal. The input signal goes low three times before it finally settles down to a valid low state. The first three low pulses are referred to as false states.

If the user has an available clock signal of the proper frequency, it may be used by connecting it to the oscillator input (pin 7). However, if an external clock is not available the user can place a small capacitor across the oscillator input and output pins in order to start up an internal clock source (as shown in Figure 4). The clock signal at the oscillator output pin may then be used to clock other MC14490 Bounce Eliminator packages. With the use of the MC14490, a large number of signals can be cleaned up, with the requirement of only one small capacitor external to the Hex Bounce Eliminator packages.







FIGURE 4 – TYPICAL "FORM A" CONTACT DEBOUNCE CIRCUIT
(Only One Debouncer Shown)



## **OPERATING CHARACTERISTICS**

The single most important characteristic of the MC14490 is that it works with a single signal lead as an input, making it directly compatible with mechanical contacts (Form A and B)

The circuit has a built in pullup resistor on each input. The worst case value of the pullup resistor (determined from the Electrical Characteristics table) is used to calculate the contact wetting current. If more contact current is required, an external resistor may be connected between VDD and the input.


Because of the built-in pullup resistors, the inputs cannot be driven with a single standard CMOS gate when VDD is below 5 V. At this voltage, the input should be driven with

paralleled standard gates or by the MC14049 or MC14050 buffers.

The clock input circuit (pin 7) has Schmitt trigger shaping such that proper clocking will occur even with very slow clock edges, eliminating any need for clock preshaping. In addition, other MC14490 oscillator inputs can be driven from a single oscillator output buffered by an MC14050 (see Figure 5). Up to six MC14490s may be driven by a single buffer.

The MC14490 is TTL compatible on both the inputs and the outputs. When V<sub>DD</sub> is at 4.5 V, the buffered outputs can sink 1.6 mA at 0.4 V. The inputs can be driven with TTL as a result of the internal input pullup resistors.

FIGURE 5 – TYPICAL SINGLE OSCILLATOR
DEBOUNCE SYSTEM




## TYPICAL APPLICATIONS

### ASYMMETRICAL TIMING

In applications where different leading and trailing edge delays are required (such as a fast attack/slow release timer.) Clocks of different frequencies can be gated into the MC14490 as shown in Figure 6. In order to produce a slow attack/fast release circuit leads A and B should be interchanged. The clock out lead can then be used to feed clock signals to the other MC14490 packages where the asymmetrical input/output timing is required.


FIGURE 6 – FAST ATTACK/SLOW RELEASE CIRCUIT



### LATCHED OUTPUT

The contents of the Bounce Eliminator can be latched by using several extra gates as shown in Figure 7. If the latch lead is high the clock will be stopped when the output goes low. This will hold the output low even though the input has returned to the high state. Any time the clock is stopped the outputs will be representative of the input signal four clock periods earlier.

FIGURE 7 - LATCHED OUTPUT CIRCUIT



## MULTIPLE TIMING SIGNALS

As shown in Figure 8, the Bounce Eliminator circuits can be connected in series. In this configuration each output is delayed by four clock periods relative to its respective input. This configuration may be used to generate multiple timing signals such as a delay line, for programming other timing operations.

One application of the above is shown in Figure 9, where it is required to have a single pulse output for a single operation (make) of the push button or relay contact. This only requires the series connection of two Bounce Eliminator circuits, one inverter, and one NOR gate in order to generate the signal  $\overline{A}B$  as shown in Figures 9 and 10. The signal  $\overline{A}B$  is four clock periods in length. If the inverter is switched to the A output, the pulse  $A\overline{B}$  will be generated upon release or break of the contact. With the use of a few additional parts many different pulses and waveshapes may be generated.

FIGURE 8 - MULTIPLE TIMING CIRCUIT CONNECTIONS




FIGURE 9 - SINGLE PULSE OUTPUT CIRCUIT





FIGURE 10 - MULTIPLE OUTPUT SIGNAL TIMING DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \le (V_{in})$  or  $V_{out} \le V_{DD}$ .

# MC14500B

## INDUSTRIAL CONTROL UNIT


The MC14500B Industrial Control Unit (ICU) is a single-bit CMOS processor. The ICU is designed for use in systems requiring decisions based on successive single-bit information. An external ROM stores the control program. With a program counter (and output latches and input multiplexers, if required) the ICU in a system forms a stored-program controller that replaces combinatorial logic. Applications include relay logic processing, serial data manipulation and control. The ICU also may control an MPU or be controlled by an MPU.


- 16 Instructions
- DC to 1.0 MHz Operation at V<sub>DD</sub> = 5 V
- On-Chip Clock (Oscillator)
- Executes One Instruction per Clock Cycle
- 3 to 18 V Operation
- Noise Immunity Typically 45% of VDD
- Low Quiescent Current Characteristic of CMOS Devices
- Capable of Driving One Low-Power Schottky Load or Two Low-Power TTL Loads over Full Temperature Range
- Detailed Operation and Applications Given in Handbook HB-209
- Development System Described in Application Note AN-889


## **CMOS LSI**

(LOW-POWER COMPLEMENTARY MOS)

INDUSTRIAL CONTROL UNIT







G

## MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
DC Input Current, per Pin	lin	±10	mA
Operating Temperature Range - AL Device CL/CP Device	TA	-55 to +125 -40 to +85	°c
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°С

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high Impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in} \text{ or } V_{out}) \leqslant V_{DD}.$ 

ELECTRICAL CHARACTERISTICS (Voltages Referenced to Voc)

			VDD	Tic	w*		25°C		Th	igh*	1000
Characteristic		Symbol	V	Min	Max	Min	Тур	Max	Min	Max	Unit
Output Voltage	"0" Level	VOL	5.0		0.05		0	0.05		0.05	V
V <sub>in</sub> = V <sub>DD</sub> or 0		J 2	10		0.05		0	0.05	:	0.05	10.67
	and sharing likely a	1	15		0.05	- 1	0	0.05		0.05	J. Park
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	Voн	5.0	4.95	_	4.95	5.0		4.95	- <u>- 1</u> 1	V
		1011	10	9.95	_	9.95	10	- 1	9.95		
			15	14.95	_	14.95	15	_	14.95	_	b. :
Input Voltage	"0" Level	VIL									V
RST, D, X2		''-					100	40.0			
$(V_0 = 4.5 \text{ or } 0.5 \text{ V})$			5.0		1.5		2.25	1.5		1.5	l
(V <sub>O</sub> = 9.0 or 1.0 V)			10	_	3.0	-	4.50	3.0	_	3.0	
(V <sub>O</sub> = 13.5 or 1.5 V)			15	· . —	4.0		6.75	4.0		4.0	1.00
	"1" Level	VIH									1
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$		""	5.0	3.5		3.5	2.75	-	3.5		
$(V_0 = 1.0 \text{ or } 9.0 \text{ V})$			10	7.0	_	7.0	5.50	_	7.0	_	
(V <sub>O</sub> = 1.5 or 13.5 V)			15	11.0	_	11.0	8.25		11.0	1 2 2	
Input Voltage #	"0" Level	VIL									V.
10, 11, 12, 13	0 20.01	' -		1 . T			1				
(V <sub>O</sub> = 4.5 or 0.5 V)		100	5.0		0.8	N - 1	1,1	0.8	- <u>-</u> .	0.8	
$(V_0 = 9.0 \text{ or } 1.0 \text{ V})$			10	_	1.6	_	2.2	1.6		1.6	1
(V <sub>O</sub> = 13.5 or 1.5 V)			15		2.4		3.4	2.4	_	2.4	
	"1" Level	VIH								7.7	1
$(V_0 = 0.5 \text{ or } 4.5 \text{ V})$	Level	1111	5.0	2.0	· ·	2.0	1.9	_	2.0		
(V <sub>O</sub> = 1.0 or 9.0 V)		40 00	10	6.0	-	6.0	3.1		6.0	- <u>T</u>	
(V <sub>O</sub> = 1.5 or 13.5 V)			15	10	_	10	4.3		10	102.01	. 3
Output Drive Current	Source	IOH									mA
Data, Write (AL/CL/CP Device)	bource	'ОН									1111
(V <sub>OH</sub> = 4.6 V)			5.0	-1.2		-1.0	-2.0	_	-0.7	_	
(V <sub>OH</sub> = 9.5 V)			10	-3.6	_	-3.0	-6.0	_	-2.1	_	ļ
(V <sub>OH</sub> = 13.5 V)			15	-7.2	_	-6.0	-12	_	-4.2		
$(V_{OL} = 0.4 \text{ V})$	Sink	loL	5.0	1.9		1.6	3.2	_	1.1		t
(VOL = 0.5 V)	Jilik	OL	10	3.6	- <u></u>	3.0	6.0	11	2.1		
(V <sub>OL</sub> = 1.5 V)			15	7.2		6.0	12		4.2	_	
Output Drive Current	Source	1							7.2		mA
Other Outputs (AL Device)	Source	Іон									l IIIA
											100
(V <sub>OH</sub> = 2.5 V)			5.0	-3.0	-	-2.4	-4.2		-1.7	–	
(V <sub>OH</sub> = 4.6 V) (V <sub>OH</sub> = 9.5 V)		100	5.0	-0.64		-0.51	-0.88		-0.36		
(V <sub>OH</sub> = 13.5 V)			10	-1.6		-1.3	-2.25	_	-0.9		1
			15	-4.2	_	-3.4	8.8		-2.4		
$(V_{OL} = 0.4 V)$	Sink	OL	5.0	0.64		0.51	0.88		0.36	· · · ·	1000
$(V_{OL} = 0.5 V)$			10	1.6	-	1.3	2.25	-	0.9		
(V <sub>OL</sub> = 1.5 V)		1	15	4.2	_	3.4	8.8	_	2.4	· · · ·	
Output Drive Current	Source	Іон							la Si		mA
Other Outputs (CL/CP Device)											
$(V_{OH} = 2.5 V)$	and the same of th		5.0	-2.5	1171	-2.1	-4.2	· ÷	-1.7	"	
$(V_{OH} = 4.6 \text{ V})$			5.0	-0.52		-0.44	-0.88	_	-0.36		
$(V_{OH} = 9.5 V)$		1.	10	-1.3	-	-1.1	-2.25	, -	-0.9		
$(V_{OH} = 13.5 V)$			15	-3.6	_ = _	-3.0	-8.8		-2.4		
$(V_{OL} = 0.4 V)$	Sink	loL	5.0	0.52	_	0.44	0.88	_	0.36		
$(V_{OL} = 0.5 V)$			10	1.3	-	1.1	2.25		0.9		
(V <sub>OL</sub> = 1.5 V)			15	3.6		3.0	8.8	_	2.4	_	1

## **ELECTRICAL CHARACTERISTICS (continued)**

		V <sub>DD</sub>	Tı	ow*	A	25°C		Th	igh *	
Characteristic	Symbol	٧	Min	Max	Min	Тур	Max	Min	Max	Unit
Input Current, RST (AL/CL/CP Device)	lin	15	25	-		150	_		250	μА
Input Current (AL Device)	lin	15	-	± 0.1	-	±0.00001	± 0.1		± 1.0	μΑ
Input Current (CL/CP Device)	lin	15	-	± 0.3	_	± 0.00001	±0.3		± 1.0	μА
Input Capacitance (Data)	Cin		_	j. – j		15	-	_	_	pF
Input Capacitance (All Other Inputs)	Cin	-	-			5.0	7.5	-		pF
Quiescent Current (AL Device) (Per Package) I <sub>Out</sub> = 0 μA, V <sub>in</sub> =0 or V <sub>DD</sub>	IDD	5.0 10 15	-	5.0 10 20	1 -	0.005 0.010 0.015	5.0 10 20		150 300 600	μА
Quiescent Current (CL/CP Device) (Per Package) I <sub>out</sub> = 0 µA, V <sub>in</sub> =0 or V <sub>DD</sub>	I <sub>DD</sub>	5.0 10 15	-	20 40 80	_ _ _	0.005 0.010 0.015	20 40 80	1 1 1	150 300 600	μА
**Total Supply Current at an External Load Capacitance (C <sub>L</sub> ) on All Outputs					IT = (3	.5 μΑ/kHz) .0 μΑ/kHz) .5 μΑ/kHz)	f + I <sub>DD</sub>			μА

**SWITCHING CHARACTERISTICS** ( $T_A = 25^{\circ}C$ ;  $t_r = t_f = 20$  ns for X and I inputs;  $C_L = 50$  pF for JMP, X1, RR, Flag O, Flag F;  $C_L = 130$  pF + 1 TTL load for Data and Write.)

		V <sub>DD</sub>		All Types		
Characteristic	Symbol	Vdc	Min	Тур	Max	Unit
Propagation Delay Time, X1 to RR	tPLH,	5.0		250	500	ns
	tPHL	10		125	250	1
	11112	15		100	200	1
X1 to Flag F, Flag O, RTN, JMP		5.0		200	400	1
		10	-	100	200	
		15	_	85	170	
X1 to Write	-	5.0	_	225	450	1
		10	_	125	250	1
		15	_	100	200	1
X1 to Data		5.0	_	250	500	
		10	_	120	240	1
and the second s	ĺ	15	-	100	200	
RST to RR		5.0		250	500	1
	Í .	10	-	125	250	
		15	-	100	200	2.1
RST to X1		5.0		450	Note 1	1
		10		200		i
		15	·	150	* *	
RST to Flag F, Flag O, RTN, JMP	l	5.0	_	400	800	
		10		200	400	
		15		150	300	
RST to Write, Data		5.0	_	450	900	]
		10	_	225	450	Ì
		15		175	350	
Clock Pulse Width, X1	tW(cl)	5.0	400	200		ns
	**(01)	10	200	100		
		15	180	90		
Reset Pulse Width, RST	tW(R)	5.0	500	250	_	ns
	]	10	250	125	_	J
		15	200	100		
Setup Time - Instruction	t <sub>su(I)</sub>	5.0	400	200		ns
	30(1)	10	250	125	L	
		15	180	90		4.0
Data	t <sub>su(D)</sub>	5.0	200	100	- 7, 1	ns
	33,07	10	100	50		
		15	80	40		
Hold Time - Instruction	t <sub>h</sub> (I)	5.0	100	0		ns
	11117	10	50	0		
		15	50	0		
Data	t <sub>h</sub> (D)	5.0	200	. 100		ns
		10	100	50	-	1
		15	100	50	_	ĺ

NOTE 1. Maximum Reset Delay may extend to one-half clock period.

<sup>\*</sup>  $T_{IOW} = -55^{\circ}C$  for AL Device,  $-40^{\circ}C$  for CL/CP Device.  $T_{high} = +125^{\circ}C$  for AL Device,  $+85^{\circ}C$  for CL/CP Device. \*\* The formulas given are for the typical characteristics only at  $25^{\circ}C$ .

FIGURE 1 — TYPICAL CLOCK FREQUENCY versus RESISTOR (RC)

10 kg 100 kg 100 kg 1 mm2


RC, CLOCK FREQUENCY RESISTOR


Pin No.	Function	Symbols
1	Chip Reset	RST
. 2	Write Pulse	Write
3	Data In/Out	Data
4	MSB Instruction Word	l <sub>3</sub>
5	Bit 2 Instruction Word	1 12
6	Bit 1 Instruction Word	11
7	LSB Instruction Word	10
8	Negative Supply (Ground)	VSS
9	Flag on NOP F	Flag F
10	Flag on NOP O	Flag O
. 11	Subroutine Return Flag	RTN
12	Jump Instruction Flag	JMP
13	Oscillator Input	X2
14	Oscillator Output	X1
15	Result Register	RR
16	Positive Supply	V <sub>DD</sub>


TABLE 1. MC14500B INSTRUCTION SET

Instruction Code		Mnemonic	Action
0	0000	NOPO	No change in registers. RR → RR, Flag O →
1	0001	LD	Load result register. Data → RR
2	0010	LDC	Load complement. Data → RR
3	0011	AND	Logical AND. RR · Data → RR
4	0100	ANDC	Logical AND complement. RR · Data → RR
5	0101	OR	Logical OR. RR + Data → RR
6	0110	ORC	Logical OR complement. RR + Data → RR
7	0111	XNOR	Exclusive NOR. If RR = Data, RR → 1
8	1000	STO	Store. RR → Data Pin, Write → JL
9	1001	STOC	Store complement. RR → Data Pin, Write → JL
Α	1010	IEN	Input enable, Data → IEN Register
В	1011	OEN	Output enable. Data → OEN Register
С	1100	JMP	Jump. JMP Flag → _□_
D	1101	RTN	Return. RTN Flag → JL and skip next instruction
E	1110	SKZ	Skip next instruction if RR = 0
F	1111	NOPF	No change in registers. RR → RR, Flag F → Л


FIGURE 2 - OUTLINE OF A TYPICAL ORGANIZATION FOR A MC14500B-BASED SYSTEM









# Instructions SKZ, JMP, RTN RR, IEN, OEN remain unaffected



## TIMING WAVEFORMS





Reliability



# Introduction

This chapter is intended to demonstrate the quality and reliability aspects of the semiconductor products supplied by Motorola.

# Quality in Manufacturing

## QUALITY IN DESIGN

Motorola's quality activity starts at the product design stage. It is its philosophy to "design in" reliability. At all development points of any new design reliability orientated guidelines are continuously used to ensure that a thoroughly reliable part is ultimately produced. This is demonstrated by the excellent in-house reliability testing results obtained for all Motorola's semiconductor products and, more importantly, by our numerous customers.

## MATERIAL INCOMING CONTROLS

Each vendor is supplied with a copy of the Motorola Procurement Specification which must be agreed in detail between both parties before any purchasing agreement is made. This is followed by a vendor appraisal report whereby each vendor's manufacturing facility is visited by Motorola Quality Engineers responsible for ensuring that the vendor has a well organized and adequately controlled manufacturing process capable of supplying the high quality material required to meet the Motorola Incoming Inspection Specification. Large investments have and are continuously being made and Quality Improvement programs developed with our main suppliers concerning:


Masks — Silicon — Piece-parts — Chemical products — Industrial gas, etc.

Each batch of material delivered to Motorola is quarantined at Goods-in until the Incoming Quality Organization has subjected adequate samples to the incoming detailed inspection specification. In the case of masks, this will include mask inspection for:

- 1. Defect Density
- 2. Intermask Alignment
- 3. Mask Revision
- 4. Device to Device Alignment
- 5. Mask Type
- Silicon will undergo the following inspections:
- 1. Type "N" or "P"
- 2. Resistivity
- 3. Resistivity Gradient
- 4. Defects
- 5. Physical Dimensions
- 6. Dislocation Density

Incoming chemicals are also controlled to very rigorous standards. Many are submitted to in-house chemical analysis where the supplier's conformance to specification is

## NEW PRODUCT TYPICAL DESIGN FLOW



This basic design flow-chart omits some feedback loops for simplicity

meticulously checked. In many cases, line tests are performed before final acceptance. A major issue and responsibility for the Incoming Quality Department is to ensure that the most disciplined safety factors have been employed with regard to chemicals. Chemicals can and are often rejected because safety standards have not been deemed acceptable.

## WAFER FABRICATION

All processing stages of Motorola products are subjected to demanding manufacturing and quality control standards. A philosophy of "Do it Right the First Time" is instrumental in assuring that Motorola has a reliability record second to none.

The Bipolar and MOS Wafer Fabrication flow charts are examples which highlight the various in process control points audited by both Manufacturing and Quality people. The majority of these inspections are control audit points with inspection gates at critical points of the process; this is in line with Motorola policy of all personnel being responsible for quality at each manufacturing stage.


Diffusion and ion implantation processing is subject to oxide thickness controls penetration evaluations. Controls are also performed on resistivity and defect density. Diffusion furnaces, metallization, and passivation equipment are subjected to daily qualification requirements by using C-V plotting techniques. C-V techniques are also used to ensure ongoing stability as they do provide a very sensitive measurement of ionic species concentration.


In addition many other specific controls are used as a means to ensure built-in reliability and provide statistical trend data, which include:

- Environmental monitoring for humidity, temperature and particles
- Deionized water resistivity, particles and bacteria checks in water
- Epitaxial material: resistivity thickness crystal defects
- Oxide: thickness charges pinhole density
- Metallization: thickness adherence metal composition ohmic contacts
- Doping profiles
- Pre and post etch inspections
- In process SEM analysis for step coverage: metallization — grain size — phosphorous concentration
- Passivation integrity checks
- Calibration
- Final visual inspection gate.

After all processing stages are completed, every wafer lot is subject to a detailed electrical parameter check. Parameters such as threshold voltage, junction breakdown voltages, resistivity, field inversion voltages, etc., are measured and each batch is sentenced accordingly. The data generated at this point is treated statistically as a control on the distribution of each key electrical parameter thus allowing corrective action adjustments to be implemented in a timely manner.

Every wafer lot is submitted to an electrical probe test during, which, every individual die is tested to its electrical specification: Chips which fail are individually inked.





## **ASSEMBLY**

The assembly operation is of equal importance to the wafer fabrication process as a manufacturing activity which will effect the reliability of the finished product. Motorola continuously makes major investments in specialized assembly areas located in Malaysia, the Philippines and Korea. These assembly plants employ the latest technologies

available to ensure that all Motorola semiconductors are produced to the highest standards of Quality and Reliability. In addition, each wafer fabrication facility has in-house assembly capability which allows some production, specific engineering activity and qualification of piece-parts suppliers. The major production volumes of Motorola's Integrated Circuits are assembled offshore in the Far East.

identical Quality and Reliability philosophies are practiced in the assembly areas as within the wafer fabrication facilities. Quality Assurance Audits for immediate corrective actions are performed after major process steps as demonstrated in the flow-chart. In addition, screening options are available. The statistical data obtained from quality audits are reported to the appropriate business centers either daily, weekly or monthly for review.

Motorola is particularly aware of the major impact moisture can have on the reliability performance of either plastic or ceramic parts. With this in mind several major new innovations have been introduced to safeguard Motorola products and thus enhance their overall reliability performance, these include:

- Faraday shield vacuum packed wafer shipping system
- Temperature and humidity controlled wafer inventory stores
- Inert atmosphere for metal can packages encapsulation
- New design lead frames (plastic assembly)
- New molding compounds
- Low moisture content glass


- Moisture content audit procedures
- Super dry piece-part controls

#### FINAL TESTING

Each of Motorola's facilities has a complete Final Test capability for all of the products fabricated and assembled. The majority of products, after assembly, are tested and Q.A. released at the facility responsible for that product. Some product is tested in the offshore assembly site; however, this is always returned to the facility for Q.A. release prior to final shipment to customer.

Final Test is a comprehensive series of dc, functional and speed orientated electrical tests as well as adapted forced tests. These tests are normally more stringent than data sheet requirements and are finally sampled by Outgoing Quality Assurance.


In practice, the test flow philosophies vary according to product. For instance, most of the Discrete devices are double tested as part of a zero defect quality improvement program. As well, many Integrated Circuits are tested at various temperatures. There are also many burn-in options available.



### OUTGOING QUALITY SAMPLING PLAN

		A.Q.L. 1979	1980	1981	1982	1983
Rectifiers	Electrical Inoperative	0.10	0.10	0.065	0.065	0.065
	Parametric	0.40	0.40	0.25	0.25	0.25
	Visual/Mechanical	0.25	0.25	0.15	0.15	0.10
Linear	Electrical Inoperative	0.25	0.15	0.15	0.15	0.10
	Parametric	0.65	0.40	0.40	0.40	0.25
	Visual/Mechanical	0.15	0.15	0.15	0.15	0.15
Power Transistors	Electrical Inoperative	0.10	0.10	0.10	0.10	0.10
	Parametric	0.40	0.40	0.40	0.40	0.25
	Visual/Mechanical	0.25	0.25	0.25	0.15	0.15
Small Signal Transistors	Electrical Inoperative	0.15	0.15	0.10	0.10	0.10
	Parametric	0.65	0.65	0.40	0.40	0.40
	Visual/Mechanical	0.40	0.40	0.25	0.15	0.15
CMOS	Function/Parametric	LTPD	LTPD	0.15	0.10	0.10
	Visual/Mechanical	(5.0)	(5.0)	0.15	0.15	0.15
MOS Microprocessors	Function/Parametric	LTPD	LTPD	0.15	0.10	0.10
	Visual/Mechanical	(5.0)	(5.0)	0.15	0.15	0.15
NMOS Memories	Function/Parametric	LTPD	LTPD	0.15	0.10	0.10
	Visual/Mechanical	(5.0)	(5.0)	0.15	0.15	0.15
LS TTL ECL	Function/Parametric	0.15	0.15	0.065	0.065	0.065
Bipolar Memory/LSI	Visual/Mechanical	0.65	0.15	0.065	0.065	0.065
ALS/FAST	Function/Parametric				0.065	0.065
	Visual/Mechanical					

# EVOLUTION OF AVERAGE OUTGOING QUALITY - A.O.Q. (TOTAL A.O.Q. INCLUDING VISUAL, MECHANICAL AND ELECTRICAL) -



### OUTGOING QUALITY

Although test procedures may vary from product to product within Motorola, the same philosophy applies when considering quality objectives. Motorola's mission is to be a Quality and Reliability leader worldwide.

#### HIGHLIGHTS:

Motorola recognizes that you, our customers, are truly concerned about improving your own quality image. You are, therefore, concerned about the quality of the product Motorola supplies you.

Our customers measure us by the level of defects in the products we supply at incoming inspection, during assembly and, most important, field reliability.

During the past years, Motorola has achieved impressive reductions in defect rates known as A.O.Q. or Average Outgoing Quality. Instrumental in this success has been the planned continuous reduction in outgoing A.Q.L. to a point where Motorola believes that over all products it can demonstrate the most aggressive A.Q.L.'s in the industry.

This aggressive program has been designed to help eliminate expensive incoming inspection at our customers.

All of the facilities also practice an extremely demanding parts per million program program (PPM).

The PPM performance of all Motorola products is calculated in each location using the same method; they are, therefore, directly comparable. Motorola is well aware that when discussing PPM with existing or potential customers, it is of paramount importance to explain exactly which failure categories are included in the stated PPM figures. Motorola's PPM figures will include:

- Electrical Inoperative Failure
- Electrical Parametric Failures (dc and ac)
- Visual and Mechanical criteria.

In many published cases, stated PPM values refer to Electrical Inoperative failures only.

At Motorola, the Electrical Inoperative, the Electrical Parametric and the Visual/Mechanical failure rates are calculated separately and then combined to reach an overall total. In this way Motorola believes that is giving its customers a true and accurate assessment of the quality of the product. Unqualified PPM statements can be misleading and cause the customer to expect quality levels which cannot be achieved. For example, Motorola MOS Logic A.O.Q. is separated into Electrical Inoperative/Electrical Parametric (280 PPM) and Visual/Mechanical (486 PPM). Other product families such as Small Signal Plastic Transistors are already reaching 50 PPM in Electrical Inoperative failure rate.

The Motorola PPM graphs are excellent examples of what has been achieved over the last years with regard to quality improvements.

Reductions between 50% and 300% in average outgoing quality are typical across the broad range of Motorola products


Throughout the semiconductor industry there have been, and there still are, examples of manufacturers offering higher quality standards at a premium. This is **not** a Motorola strategy, we believe that our customers should expect high quality products at no extra cost. This is Motorola's aim and we will continue to aggressively pursue Quality and Reliability improvements which will be passed on to our customers as an obligation on our part.

Also, we actively encourage our customers to provide their quality results at their Incoming Inspection, during their manufacturing process and from the field in order to better correlate and further improve our quality performance.

### MOTOROLA A.O.Q. PLAN

		History Average		Dec	Goal
	1980	1981	1982	1982	1983
Power Transistors	3400	1400	1100	950	700
Rectifiers	1750	1100	1000	950	700
Small Signal Metal	4100	2200	1400	1100	800
Small Signal Plastic	1500	1200	1030	800	600
Linear I/C's	4300	2800	1900	2000	1000
L. and S.F.	5000	2370	1380	1150	500
Memory	7000	4360	2400	2900	1300
Microprocessor	7000	3860	2450	2900	1300
Bipolar Digital Logic	1260	802	975	800	500
Bipolar Memory/LSI	1620	1200	1000	151	700

A.O.Q. Includes all Defects: Visual, Mechanical, Electrical Inoperative and Parametric.





### RELIABILITY

Paramount in the mind of every semiconductor user is the question of device performance versus time. After the applicability of a particular device has been established, its effectiveness depends on the length of troublefree service it can offer. The reliability of a device is exactly that — an expression of how well it will serve the customer. The following discussion will attempt to present an overview of Motorola's reliability efforts.

#### **BASIC CONCEPTS**

It is essential to begin with an explanation of the various parameters of Reliability. These are probably summarized best in the Bathtub Curve (Figure 1). The reliability performance of a device is characterized by three phases: infant mortality, useful life and wearout. When a device is produced, there is often a small distribution of failure mechanisms which will exhibit themselves under relatively moderate stress levels and therefore appear early. This period of early failures, termed infant mortality, are reduced significantly through proper manufacturing controls and screening techniques. The most effective period is that in which only occassional random failure mechanisms appear; the useful life typically spans a long period of time with a very low failure rate. The final period is that in which the devices literally wear out due to continuous phenomena which existed at the time of manufacture. Using strictly controlled design techniques and selectivity in applications, this period is shifted well beyond the lifetime required by the user.





T

Both the infant mortality and random failure rate regions can be described through the same types of calculations. During this time the probability of having no failures to a specific point in time can be expressed by the equation:

$$P_0 = e^{-\lambda t}$$

where  $\lambda$  is the failure rate and t is time. Since  $\lambda$  is changing rapidly during infant mortality, the expression does not become useful until the random period, where  $\lambda$  is relatively constant. In this equation  $\boldsymbol{\lambda}$  is failures per unit of time. It is usually expressed in percent failures per thousand hours. Other forms include FIT (Failures In Time= (%/103 hrs)  $\times$  10<sup>-4</sup> = 10<sup>-9</sup> failures per hour) and MTTF (Mean Time To Failure) or MTBF (Mean Time Between Failures), both being equal to  $1/\lambda$  and having units of hours.

Since reliability evaluations usually involve only samples of an entire population of devices, the concepts of the Central Limit Theorem apply and  $\lambda$  is calculated using  $x^2$  distribution through the equation:

$$\lambda \le \frac{x^2 (x, 2r + 2)}{2nt}$$

where 
$$x = \frac{100 - CL}{100}$$

CL = Confidence Limit in percent

r = Number of rejects

= Number of devices

= Duration of test

The confidence limit is the degree of conservatism desired in the calculation. The Central Limit Theorem states that the values of any sample of units out of a large population will produce a normal distribution. A 50% confidence limit is termed the best estimate and is the mean of this distribution. A 90% confidence limit is a very conservative value and results in a higher  $\lambda$  which represents the point at which 90%of the area of the distribution is to the left of that value (Figure 2). The term (2r+ 2) is called the degrees of freedom and is an expression of the number of rejects in a form suitable to x2 tables.

The number of rejects is a critical factor since the definition of rejects often differs between manufacturers. While Motorola uses data sheet limits to determine failures, sometimes rejects are counted only if they are catastrophic. Due to the increasing chance of a test not being representative of the entire population as sample size and test time are decreased, the  $x^2$  calculation produces surprisingly high values of  $\lambda$  for short test durations even though the true long term failure rate may be quite low. For this reason relatively large amounts of data must be gathered to demonstrate the real long term failure rate.

Since this would require years of testing on thousands of devices, methods of accelerated testing have been developed.

Years of semiconductor device testing has shown that temperature will accelerate failures and that this behaviour fits the form of the Arrhenius equation:

$$R(t) = R_0(t)e - \Theta/kT$$

where R(t) = Reaction rate as a function of time and temperature

 $R_0 = A$  constant

t = Time

 $\Theta$  = Activation energy in electron volts

k = Boltzman's constant

= Temperature in degrees Kelvin

To provide time-temperature equivalents this equation is applied to failure rate calculations in the form:

$$t = t_0 e \Theta/kT$$

where t = time

to = A constant

The Arrhenius equation essentially states that reaction rate increases exponentially with temperature. This produces a straight line when plotted on log-linear paper with a slope expressed by  $\Theta$ .  $\Theta$  may be physically interpreted as the energy threshold of a particular reaction or failure mechanism. The activation energy exhibited by semiconductors varies from about 0.3 eV. Although the relationships do not prohibit devices from having poor failure rates and high activation energies, good performance usually does imply a high  $\Theta$ . Studies by Bell Telephone Laboratories have indicated that an overall  $\Theta$  for semiconductors is 1.0 eV. This value has been accepted by the Rome Air Development Command for time-temperature acceleration in powered burn-in as specified in Method 1015 of MIL-STD-883. Data taken by Motorola on Integrated Circuits have verified this number and it is therefore applied as our standard time-temperature regression for extrapolation of high temperature failure rates to temperatures at which the devices will be used (Figure 3). For Discrete products, 0.7 eV is generally applied.

To accomplish this, the time in device hours (t1) and temperature (T1) of the test are plotted as point P1. A vertical line is drawn at the temperature of interest (T2) and a line with a 1.0 eV slope is drawn through point P1.

Its intersection with the vertical line defines point P2, and determines the number of equivalent device hours (t2). This number may then be used with the x2 formula to determine the failure rate at the temperature of interest. Assuming T1 of 125°C at t1 of 10,000 hours, a t2 of 7.8 million hours results at a T2 of 50°C. If one reject results in the 10,000 device hours of testing at 125°C, the failure rate at that temperature will be 20%/1,000 hours using a 60% confidence level. One reject at the equivalent 7.8 million device hours at 50°C will result in a 0.026%/1,000 hour failure rate. as illustrated in Figure 4.

Three parameters determine the failure rate quoted by the manufacturer: the failure rate at the test temperature, the activation energy employed, and the difference between the test temperature and the temperature of the quoted  $\lambda$ . A term often used in this manipulation is the "acceleration factor" which is simply the equivalent device hours at the lower temperature divided by the actual test device hours.


Every device will eventually fail, but with the present techniques in Semiconductor design and applications, the wearout phase is extended far beyond the lifetime required. During wearout, as in infant mortality, the failure rate is changing rapidly and therefore loses its value. The parameter

10

used to describe performance in this area is "Median Life" and is the point at which 50% of the devices have failed. There are currently only few significant wearout

mechanisms: electromigration of circuit metallization, electrolytic corrosion in plastic devices and metal fatigue for Power devices.


FIGURE 3 NORMALIZED TIME-TEMPERATURE REGRESSIONS FOR VARIOUS ACTIVATION ENERGY VALUES



Temperature (°C)

For increased flexibility in working with a broad range of device hours, the time-temperature regression lines have been normalized to 500°C and the time scale omitted, permitting the user to define the scale based

## FIGURE 4 FAILURE RATE



## Reliability

# RELIABILITY TESTS: DEFINITION, PURPOSE AND PROCEDURES

These definitions are intended to give the reader a brief understanding of the test currently used at Motorola for reliability checking. They also state which main failure mechanisms are accelerated by the test.

on his own requirements.

## HIGH TEMPERATURE STORAGE LIFE

An environmental test where only temperature is the stress. Temperature and test duration must be specified. Usually temperature is the maximum storage temperature of the devices under test. Main failure mechanisms are metallization, bulk silicon, corrosion.

#### HIGH TEMPERATURE REVERSE BIAS (HTRB)

An environmental stress combined with an electrical stress whereby devices are subjected to an elevated temperature and simultaneously reverse biased. To be effective, voltage

must be applied to the devices until they reach room temperature at the completion of the test. Temperature, time and voltage levels must be specified. Accelerated failure mechanisms are inversion, channeling, surface contamination, design.

# HIGH HUMIDITY, HIGH TEMPERATURE REVERSE BIAS (H3TRB)

A combined environmental/electrical stress whereby devices are subjected to an elevated ambient temperature and high humidity, simultaneously reverse biased for a period of time. Normally performed on a sample basis (qualification) on non-hermetic devices. The most common conditions is 85°C and 85% relative humidity. More extreme conditions generally are very destructive to the chambers used. Time, temperature, humidity and voltage must be specified. This accelerated test mainly detects corrosion risks

#### STEADY STATE OPERATING LIFE

An electrical stress whereby devices are forward (reverse for zeners) biased at full rated power for prolonged duration. Test is normally 25°C ambient and power is 100% of full rated. (For power devices the I/C's maximum operating Ti is used.) Duration, power and ambient, if other than 25°C, must be specified. Accelerated failure mechanisms mainly are metallization, bulk silicon, oxide, inversion and channeling.

#### DYNAMIC OPERATING LIFE

An electrical stress whereby devices are alternately subjected to forward bias at full rated power or current and reverse bias.

Duration, power, duty cycle, reverse voltage ambient and frequency must be specified. Used normally for rectifiers and silicon controlled rectifiers. Failure mechanisms are essentially the same as steady state operating life.

# INTERMITTENT OPERATING LIFE (POWER CYCLING)

An electrical stress whereby devices are turned on and off

for a period of time. During the "on" time the devices are turned on at a power such that the junction temperature reaches its maximum rating. During "off" cycle the devices return to 25°C ambient. Duration, power, or duty cycle must be individually specified. Accelerated failures mechanisms are mainly die bonds, wire bond, metallization, bulk silicon, and oxide.

#### THERMAL SHOCK (TEMPERATURE CYCLING)

An environmental stress whereby devices are alternately subjected to a low and high temperature with or without a dwell time in between to stabilize the devices to 25°C ambient — the medium is usually air. Temperatures, dwell times and cycles must be specified. Failure mechanisms are essentially die bonds, wire bonds, and package.

#### THERMAL SHOCK (GLASS STRAIN)

An environmental stress whereby the devices are subjected to a low temperature, stabilized and immediately transferred to a high temperature. The medium is usually liquid. Failures mechanisms essentially are the same as temperature cycling.

#### **EXAMPLE OF NEW PROCESS QUALIFICATION TESTS**

Test	Condition	Duration	MIL-STD-883 Reference Test Method
Operating Life	125°C, 5 V or 15 V	1,000 Hours	1005
Temperature Humidity	85°C, 85% R.H.	1,000 Hours	
Bias	5 V or 15 V		La de la Seconda
Autoclave	121°C, 100% R.H.	144 Hours	
	15P.S.I.G.		
High Temperature	150° C	1,000 Hours	·
Storage			
Thermal Cycle	– 65°C to 150°C	1,000 Cycles	1010
(Air to Air)	5 Min Dwell		
Thermal Shock	− 65°C to 150°C	1,000 Cycles	1011
(Liquid to Liquid)	5 Min Dwell		
Shock, Vibration, and	1,500G, 3 per Axis	0.5 MS	2002
Constant Acceleration	150-2,000 Hz, 20 g	2 Hours	2002
Constant Acceleration	30 kg	2 110013	2001
Data Retention Bake	200/250° C	1,000 Hours	
(Non Volation Memories)			

#### MECHANICAL SHOCK

A mechanical stress whereby the devices are subjected to high impact forces normally in two or more of the six orientations X1, Y1, Z1, X2, Y2, Z2. Tests are to verify the physical integrity of the devices. G forces, pulse duration, and number of shocks and axes must be specified.

#### VIBRATION VARIABLE FREQUENCY

Same as Vibration Fatigue except that frequency is logarithmically varied from 100 Hz to 1 kHz and back. Number of cycles is normally four. Cycle time, amplitude and total duration must be specified. Failure mechanisms are mainly package, wire bond — this test is not applicable to molded devices.

### **EXAMPLE OF NEW PACKAGE QUALIFICATION TESTS**

Test	Condition	Duration	MIL-STD-883 Reference Test Method
Operating Life	125°C, 5 V or 15 V	1,000 Hours	1005
Temperature Humidity Bias	85°C, 85% R.H. 5 V or 15 V	1,000 Hours	
Autoclave	121°C, 100% R.H. 15 P.S.I.G.	144 Hours	
High Temperature Storage	150°C	1,000 Hours	
Thermal Cycle (Air to Air)	- 65°C to 150°C 5 Min Dwell	1,000 Cycles	1010
Thermal Shock (Liquid to Liquid)	-65°C to 150°C 5 Min Dwell	1,000 Cycles	1011
Shock, Vibration, and Constant Acceleration	1,500 G, 3 per Axis 150 – 2,000 Hz, 20 g 30 kg	0.5 ms 2 Hours	2002 2007 2001
Hermeticity	1.85, 10 <sup>-8</sup> atm cc/sec	and the second	1014
Visual Inspection	in the second second		2008
Dimensions	Outline Dwg.		2016
Marking Permanency			2015
Solderability	230°C	3 Seconds	2003
Wire Bond Strength (Post Seal)	1.5 Gram	ing specific to the second sec	2011
Die Shear			2027

## EXAMPLE OF STANDARD RELIABILITY PROGRAM

Reliability Engineering Department	Motorola Reliability Progra	m For:		
Test Group	Test	SS	Frequency	Test Methods/Conditions
Reliability Audit	Thermal Shock	25	1 Product Line Per Week	MIL-STD-883, Method 1011 - 25°C, + 125°C. Dwell Time 5 mn, 100 Cycles
	High Temperature Reverse Bias	40		TA = 150°C, VCB = .8 VCB max. 168 hours
Life Tests	High Temperature Reverse Bias	25 (+2)	3 Product Lines Per Month	TA = 150°C, VCB = .8 VCB max. 1,000 hours
	High Temperature Storage	25 (+2)		TA = 150°C, 1,000 hours
en en en en en en en en en en en en en e	Steady State Life	25 (+2)		MIL-STD-883, Method 1005 TA = 125°C, 1,000 hours
	High Humidity	25		TA = 85°C, 85% Humidity
	High Temperature Reverse Bias	(+2)		VCB = .8 VCB max. 1,000 hours
(+2) devices for correlati	on purpose	1.		

Product Family	Test Conditions	Device Hours	No. Of Failures	Activation Energy	Derated Temperature	% Per 1,000 Hours At 60% Confidence
Non Hermetic Interface I/C's	Operating T <sub>j</sub> = 155°C	591,552	64	1 eV	70°C	0.014
Consumer I/C's	Operating T <sub>j</sub> = 125°C	13,082,000	39	1 eV	70°C	0.0029
DO4/DO5 Rectifier	T <sub>j</sub> = 150°C VR = .8 BVR	798,000	5	.7 eV	70°C	0.009
Plastic Axial Diodes	T <sub>j</sub> = 100°C VR= .8 BVR	295,000	3	.7 eV	70°C	0.21
Button Diodes	T <sub>j</sub> = 150°C VR = .8 BVR	520,000	5	.7 eV	70°C	0.014
Small Signal Plastic Transistor	T <sub>j</sub> = 150°C VCB = .8 BVCO	579,000	6	.7 eV	70°C	0.014
Small Signal Metal Transistor	T <sub>j</sub> = 150°C VCB= .8 BVCBO	3,944,000	12	.7 eV	70°C	0.0039
Case 77 Power Plastic Transistor	$T_j = 150$ °C VBC = .8 BVCBO	364,416	2	.7 eV	70°C	0.0097
TO220 Power Plastic Transistor	$T_j = 150$ °C VCB = .8 BVCBO	366,080	. 0	.7 eV	70°C	0.0028
TO3P Power Plastic Transistor	$T_j = 150$ °C VCB = .8 BVCBO	297,024	3	.7 eV	70°C	0.016
TO3 Power Metal Transistor	$T_j = 150$ °C VCB = .8  BVCBO	247,104	3	.7 eV	70°C	0.019

Product Family	Test Conditions	Device Hours	No. of Failures	Activation Energy	Derated Temperature	% Per 1,000 Hours At 60% Confidence
CMOS Ceramic	125°C Static Bias	6.5×10 <sup>7</sup>	11	1 EV	50°C 85°C	0.00074 0.025
CMOS Plastic	125°C Static Bias	2.1×10 <sup>8</sup>	17	1 EV	85°C	0.0088
6800 Series Plastic	125°C Dynamic Bias 5 V	2.88 × 10 <sup>6</sup>	47	1 EV	70°C	0.039
U.V. EPROM Life Test	125°C Dynamic Bias 5 V	434,456	3 3	1 EV	70°C	0.009
Data Retention	250°C Bake	519,120	3 -	0.7 EV	70°C	0.0075
EEPROM Life Test	125°C Dynamic Bias 5 V	917,280	25	1 EV	70°C	0.027
Data Retention	250°C	966,672	19	0.7 EV	70°C	0.020
64K DRAM	125°C	1.05 × 10 <sup>6</sup>	6	0.7 EV	70°C	0.028
	Dynamic Bias 5.5 V	1	ana ya			

Product Family	Test Conditions	Device Hours	No. of Failures	Activation Energy	Derated Temperature	% Per 1,000 Hours At 90% Confidence
LS-TTL	125°C Static Basis -5.2 V			1.0 eV	70°C	0.0029
ECL	125°C Static Bias 5 V	61.74×10 <sup>6</sup>	7	1.0 eV	85°C	0.0189

Product Family	Test Conditions	Device Hours	No. of Failures	Activation Energy	Derated Temperature	% Per 1,000 Hours At 60% Confidence
Operational Amplifier	Operating T <sub>j</sub> = 135°C	437,472	2	1 eV	70°C	0.0026
Hermetic Interface I/C's	Operating T <sub>j</sub> = 135°C	718,848	4	1 eV	70°C	0.0033

The reliability approach at Motorola Semiconductors is based on designing in reliability rather than testing for reliability only. This concept is reflected by Motorola's mandatory procedures which require product, process and packaging qualification on three independently produced lots before any product is released to volume production. Reliability engineering approval supported by an officially documented report is required before any product is released to manufacturing. Tests at both maximum rated and accelerated stress levels are performed. Acceleration is important to determine how and at what stress level a new design, product process or package would fail. This information provides an indication of what design changes can be implemented to ensure a wider and safer margin between the maximum rated stress condition and the devices stress limitation.

As well as qualifying all new products, processes and piece-parts, each Motorola manufacturing facility operates

an ongoing reliability monitor which covers all process and packaging options. This program provides a continuous upto-date data base which is summarized in periodical reports.

Reliability statistics supporting all Motorola Semiconductor devices can be obtained from any of the Motorola Sales Offices upon request. The present operating life test results demonstrates Motorola's reputation for producing semiconductors with reliability second to none.


The Quality organization in each facility is responsible for preparing and maintaining a Quality Manual which describes in detail the quality systems and associated Reliability and Quality Assurance organization, policies, and procedures. This manual must be appraised and ultimately approved by the appropriate approval authority.

## **PACKAGE DIMENSIONS**

The package availability for each device is indicated on the front page of the individual data sheets. Dimensions for the packages are given in this chapter.

## 14-PIN PACKAGE

PLASTIC PACKAGE CASE 646-05




- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. ROUNDED CORNERS OPTIONAL.



	MILLIM	ETERS	INC	1ES	
DIM	MIN	MAX	MIN	MAX	
Α	18.16	19.56	0.715	0.770	
В	6.10	6.60	0.240	0.260	
C	4.06	5.08	0.160	0.200	
D	0.38	0.53	0.015	0.021	
F	1.02	1.78	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.32	2.41	0.052	0.095	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300	BSC	
M	00	100	00	100	
N	0.51	1.02	0.020	0.040	

## PLASTIC PACKAGE CASE 648-05







### NOTES:

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9, and 16).
- 5. ROUNDED CORNERS OPTIONAL.

MILLIM	ETERS	INC	HES
MIN	MAX	MIN	MAX
18.80	21.34	0.740	0.840
6.10	6.60	0.240	0.260
4.06	5.08	0.160	0.200
0.38	0.53	0.015	0.021
1.02	1.78	0.040	0.070
2.54	BSC	0.100 BSC	
0.38	2.41	0.015	0.095
0.20	0.38	0.008	0.015
2.92	3.43	0.115	0.135
7.62 BSC		0.300	BSC
00	100	00	100
0.51	1.02	0.020	0.040
	MIN 18.80 6.10 4.06 0.38 1.02 2.54 0.38 0.20 2.92 7.62 0°	18.80   21.34   6.10   6.60   4.06   5.08   0.53   1.02   1.78   2.54   BSC   0.38   2.41   0.20   0.38   2.92   3.43   7.62   BSC   0°   10°	MIN         MAX         MIN           18.80         21.34         0.740           6.10         6.60         0.240           4.06         5.08         0.160           0.38         0.53         0.015           1.02         1.78         0.040           2.54         BSC         0.100           0.38         2.41         0.015           0.20         0.38         0.008           2.92         3.43         0.115           7.62         BSC         0.300           0°         10°         0°

## CERAMIC PACKAGE CASE 620-08





- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- FORMED PARALLEL.




	MILLIM	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.94	0.750	0.785
В	6.10	7.49	0.240	0.295
C	_	5.08	1/2	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54	BSC	0.100 BSC	
Н	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.32	0.125	0.170
L	7.62 BSC		0.300	
М	_	15 <sup>0</sup>		15 <sup>0</sup>
N	0.51	1.02	0.020	0.040

- 5. DIM "F" MAY NARROW TO 0.76 mm (0.030) WHERE THE LEAD ENTERS 2. PACKAGE INDEX: NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT.
  3. DIM "L" TO CENTER OF LEADS WHEN THE CERAMIC BODY.
  - 11-3

GLASS RUN-OUT.

PLASTIC PACKAGE CASE 707-02




#### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	22.22	23.24	0.875	0.915
В	6.10	6.60	0.240	0.260
C	3.56	4.57	0.140	0.180
D	0.36	0.56	0.014	0.022
F	1.27	1.78	0.050	0.070
G	2.54	BSC	0.100	BSC
Н	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	00	150	00	150
N	0.51	1.02	0.020	0.040


## CERAMIC PACKAGE CASE 726-04



- 1. LEADS, TRUE POSITIONED 2. DIM "L" TO CENTER OF WITHIN 0.25 mm (0.010) DIA. AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
  - LEADS WHEN FORMED PARALLEL.
  - 3. DIM "A" & "B" INCLUDES MENISCUS.



	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	22.35	23.11	0.880	0.910	
В	6.10	7.49	0.240	0.295	
C	- ·	5.08		0.200	
D	0.38	0.53	0.015	0.021	
F	1.40	1.78	0.055	0.070	
G	2.54	BSC	0.100 BSC		
Н	0.51	1.14	0.020	0.045	
J	0.20	0.30	0.008	0.012	
К	3.18	4.32	0.125	0.170	
L	7.62 BSC		0.300	BSC	
М	00	15 <sup>0</sup>	00	15 <sup>0</sup>	
N	0.51	1.02	0.020	0.040	






### NOTES:

- 1. DIM A. IS DATUM.
- 2. POSITIONAL TOL FOR LEADS;

## **♦** Ø 0.25 (0.010)M T AM

- 3. T- IS SEATING PLANE.
- 4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
- 5. DIM \_-L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.65	27.18	1.010	1.070
В	6.10	6.60	0.240	0.260
С	3.94	4.57	0.155	0.180
D	0.38	0.56	0.015	0.022
F	1.27	1.78	0.050	0.070
G	2.5	4 BSC	0.100 BSC	
J	0.20	0.38	0.008	0.015
K	2.79	3.56	0.110	0.140
L	7.62	BSC	0.300	BSC
M	00	15 <sup>0</sup>	00	15 <sup>0</sup>
N	0.51	1.02	0.020	0.040






- LEADS WITHIN 0.25 mm (0.010)
   DIA , TRUE POSITION AT
   SEATING PLANE, AT MAXIMUM
   MATERIAL CONDITION.
- 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.

A 23.88 2 B 6.60 C 3.81 D 0.38 F 1.40 G 2.54 BS H 0.51	5.15 7.49 5.08 0.56 1.65	MIN 0.940 0.260 0.150 0.015 0.055	MAX 0.990 0.295 0.200 0.022 0.065
B 6.60 C 3.81 D 0.38 F 1.40 G 2.54 BS H 0.51	7.49 5.08 0.56 1.65	0.260 0.150 0.015 0.055	0.295 0.200 0.022 0.065
C 3.81 D 0.38 F 1.40 G 2.54 BS H 0.51	5.08 0.56 1.65	0.150 0.015 0.055	0.200 0.022 0.065
D 0.38 F 1.40 G 2.54 BS H 0.51	0.56 1.65	0.015 0.055	0.022 0.065
F 1.40 G 2.54 BS H 0.51	1.65	0.055	0.065
G 2.54 BS			
H 0.51	.0	0.10	
11 0.0.	,,	0.100 BSC	
1 0.20	1.27	0.020	0.050
J   U.ZU	0.30	0.008	0.012
K 3.18	4.06	0.125	0.160
L 7.62 BS	7.62 BSC		O BSC
M 00	15 <sup>0</sup>	00	15 <sup>0</sup>
N 0.25	.02	0.010	0.040






- OTES:


  1. POSITIONAL TOLERANCE OF LEADS (D),
  SHALL BE WITHIN 0.25 mm (0.010) AT
  MAXIMUM MATERIAL CONDITION, IN
  RELATION TO SEATING PLANE AND
  EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	31.37	32.13	1.235	1.265	
В	13.72	14.22	0.540	0.560	
C	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100	BSC	
Н	1.65	2.03	0.065	0.080	
J-: -	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24 BSC		0.600 BSC		
M	00	15 <sup>0</sup>	00	15 <sup>0</sup>	
N	0.51	1.02	0.020	0.040	

## CERAMIC PACKAGE CASE 623-05




- 1. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 2. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL).



		MILLIN	MILLIMETERS		HES
	DIM	MIN	MAX	MIN	MAX
	Α	31.24	,32.77	1.230	1.290
	В	12.70	15.49	0.500	0.610
į	C	4.06	5.59	0.160	0.220
	D	0.41	0.51	0.016	0.020
Ì	F	1.27	1.52	0.050	0.060
1	G	2.54	BSC	0.100	BSC
	J	0.20	0.30	0.008	0.012
	K	3.18	4.06	0.125	0.160
,	L	15.24	BSC	0.600	BSC
	M	00	15 <sup>0</sup>	00	15 <sup>0</sup>
1	N	0.51	1.27	0.020	0.050

## **PACKAGE DIMENSIONS (Continued)**

## 28-PIN PACKAGE




#### NOTES:

- 1. DIM -A- IS DATUM.
- 2. POSITIONAL TOL FOR LEADS: ∳ φ 0.25 (0.010) ⊗ T A ⊗ 3. \_T- IS SEATING PLANE.
- 4. DIM A AND B INCLUDES MENISCUS.
- 5. DIM -L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIM	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.85	1.435	1.490
В	12.70	15.37	0.500	0.605
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54 BSC		0.100	BSC
j	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24	BSC	0.600	BSC
М	5°	15°	5°	15°
N	0.51	1.27	0.020	0.050

## PLASTIC PACKAGE CASE 710-02




- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600	BSC
M	00	15 <sup>0</sup>	00	15 <sup>0</sup>
N	0.51	1.02	0.020	0.040

## **PACKAGE DIMENSIONS (Continued)**

## 40-PIN PACKAGE

## PLASTIC PACKAGE CASE 711-03




### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	51.69	52.45	2.035	2.065
В	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
Н	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24	BSC	0.600	BSC
M	00	15°	00	150
N	0.51	1.02	0.020	0.040

## CERAMIC PACKAGE CASE 734-04





- 1. DIM -A- IS DATUM.
- 2. POSITIONAL TOLERANCE FOR LEADS:

  | POSITIONAL TOLERANCE FOR LEADS:
- 3. T- IS SEATING PLANE.
- 4. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 5. DIMENSIONS A AND B INCLUDE MENISCUS.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	51.31	53.24	2.020	2.096
В	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600	BSC
M	5 <sup>0</sup>	15 <sup>0</sup>	50	15 <sup>0</sup>
N	0.51	1.27	0.020	0.050

PLCC PACKAGE CASE 777-01






## NOTES:

- 1. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: INCH

	MILLIM	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.40	17.65	0.685	0.695
В	17.40	17.65	0.685	0.695
С	4.19	4.57	0.165	0.180
D	0.64	1.01	0.025	0.040
E	2.16	2.79	0.085	0.110
F	0.33	0.53	0.013	0.021
G	1.27 BSC		0.050 BSC	
Н	0.66	0.81	0.026	0.032
J	0.38	0.63	0.015	0.025
K	14.99	16.00	0.590	0.630
R	16.51	16.66	0.650	0.656
U	16.51	16.66	0.650	0.656
٧.	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.056
Υ	0.00	0.50	0.000	0.020

## 20-PIN PACKAGE

PLCC PACKAGE CASE 775-01



- 1. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: INCH



	MILLIM	ETERC	INC	HES
DIM	MIN	MAX	MIN	MAX
			0.385	0.395
A	9.78	10.02		
В	9.78	10.02	0.385	0.395
С	4.19	4.57	0.165	0.180
D	0.64	1.01	0.025	0.040
E	2.16	2.79	0.085	0.110
F	0.33	0.53	0.013	0.021
G	1.27	BSC	0.050 BSC	
Н	0.66	0.81	0.026	0.032
J	0.13	0.38	0.005	0.015
K	7.37	8.38	0.290	0.330
R	8.89	9.04	0.350	0.356
U	8.89	9.04	0.350	0.356
٧	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
Х	1.07	1.42	0.042	0.056
Υ	0.00	0.50	0.000	0.020
AA	2.34	2.71	0.088	0.107

ELECTRICAL CHARACTERISTICS (-40°C≤TA≤85°C, Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Test Condition	V <sub>DD</sub>	Guaranteed Limit	Unit
V <sub>DD</sub>	Power Supply Voltage Range		_	3.0 to 10.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage (Data, Clock, BP In)		3.0 4.5 10.0	0.4 0.8 0.8	V
V <sub>IH</sub>	Minimum High-Level Input Voltage (Data, Clock, BP In)		3.0 5.5 10.0	2.0 2.0 8.0	V
lOL	Minimum Low-Level Output Current (BP Out) (Out 1 to Out 33)	V <sub>out</sub> =0.3 V	3.0 3.0	320 20	μΑ
ЮН	Minimum High-Level Output Current (BP Out) (Out 1 to Out 33)	V <sub>out</sub> = 2.7 V	3.0 3.0	- 320 - 20	μΑ
V <sub>00</sub>	Average DC Output Offset Voltage (BP Out Relative to Out 1 through Out 33)	BP Out: C <sub>L</sub> = 8750 pF Out 1 to 33: C <sub>L</sub> = 250 pF	3.0 10.0	± 50 ± 50	mV
lin	Maximum Input Leakage Current (Data, Clock, BP In)	V <sub>in</sub> = V <sub>DD</sub> or V <sub>SS</sub>	10.0	± 1.0	μΑ
DD	Maximum Quiescent Supply Current (per Package)	Osc In: $V_{in} = V_{SS}$ BP In, Data, Clock: $V_{in} = V_{DD}$ or $V_{SS}$ $I_{out} = 0 \mu A$	10.0	10	μΑ
l <sub>dd</sub>	Maximum RMS Operating Supply Current (per Package)	$R_X$ = 1.0 M $\Omega$ , $C_X$ = 470 pF BP Out Tied to BP In Clock, Data: $V_{in}$ = $V_{DD}$ or $V_{SS}$ $I_{out}$ = 0 $\mu$ A	10.0	40	μΑ

## AC ELECTRICAL CHARACTERISTICS ( $-40^{\circ}C \le T_A \le 85^{\circ}C$ , Input $t_r = t_f = 50$ ns)

Symbol	Parameter	V <sub>DD</sub> V	Guaranteed Limit	Unit
fmax	Maximum Clock Frequency (50% Duty Cycle) (Figure 1)	3.0 4.5 10.0	400 850 1800	kHz
t <sub>su</sub>	Minimum Setup Time, Data to Clock (Figure 1)	3.0 4.5 10.0	300 180 100	ns
th	Minimum Hold Time, Clock to Data (Figure 1)	3.0 4.5 10.0	300 130 50	ns
t <sub>w</sub>	Minimum Pulse Width, Clock (Figure 1)	3.0 4.5 10.0	1250 585 275	ns
t <sub>r</sub> ,t <sub>f</sub>	Maximum Input Rise and Fall Times, Clock (Figure 1)	3.0 4.5 10.0	300 300 300	ns
C <sub>in</sub>	Maximum Input Capacitance	_	10	pF




Figure 1. Switching Waveforms

### PIN DESCRIPTIONS

#### INPUTS

#### Data

Serial data input. Data on this pin is serially entered into the on-chip shift register on the rising edge of Clock. The data stream consists of a Start Bit (high), followed by 33 Display Bits, plus 2 Trailing Bits (don't cares). This device does not contain a decoder, which allows the flexibility of formatting the segment information externally. Display Bit 1 controls the LCD segment connected to Out 1, Bit 2 controls Out 2, etc. If a Display Bit is high, the associated segment is activated. The Display Bits are stored in latches which eliminates display flicker during shifting.

#### Clock

Each rising edge on Clock causes Data to be shifted into the 36-bit shift register. The shift register is completely static, allowing clock rates down to DC in a continuous or intermittent mode. Clock need not be synchronous to Osc In nor BP In. The internal load shown in Figure 2 transfers the 33 Display Bits to the on-chip latches. The internal reset clears the shift register (only) to ready the device for the next set of data.

#### BP In

Backplane in. The signal applied to this input must also be tied to the backplane of the LCD. BP In is the common input to the 33 gated drivers, and may be sourced from the on-chip oscillator output, BP Out. (See Figure 3.) To reduce interference from the display driver in analog designs, BP In may be synchronized with a system clock. The BP In waveform must be a 50% duty cycle to minimize offset voltage to the LCD which impacts display lifetime. (See Figures 4 and 5.) The BP In frequency should be 25 to 250 Hz, depending on the display.

#### Osc In

Oscillator input. As shown in Figure 3, this pin is used in conjunction with an external resistor and capacitor to form an oscillator. The oscillator frequency is divided by 16 and appears at BP Out. With a 5 V supply, nominal values of 1  $M\Omega$  and 470 pF produce a 60 to 150 Hz waveform at BP Out. If the on-chip oscillator is not used, Osc In must be tied to VSS which minimizes power consumption and insures reliable chip operation.

#### OUTPUTS

#### **BP** Out

Backplane output. This pin may be used to provide a 50% duty cycle waveform to directly drive the backplane of the LCD and BP In. (See Figure 3.) If the on-chip oscillator is not used, BP Out must be left unconnected. (See Figure 4.) When paralleling devices, BP Out fans out to drive the BP In pins of other packages. (See Figure 6.)

#### Out 1 through Out 33

Frontplane driver outputs which are tied directly to the LCD.

#### **POWER**

#### Vss

Most negative supply potential. This pin is usually ground.

### $V_{DD}$

Most positive supply potential. This voltage may range from 3 to 10 volts with respect to  $V_{SS}$ .




Figure 2. Timing Diagram

## APPLICATIONS INFORMATION




Figure 3. Using On-Chip Oscillator




Figure 4. Converting External Backplane Frequency Source to 50% Duty Cycle

## APPLICATIONS INFORMATION (CONT'D)




Figure 5. Using Low-Cost Divider to Sync Backplane Frequency




Figure 6. Paralleling Devices to Increase Number of Driven Segments



- Master Index
- 2 Handling and Design Guidelines
- 3 CMOS ADCs/DACs
- 4 CMOS Decoders/Display Drivers
- 5 CMOS Operational Amplifiers/Comparators
- 6 CMOS/NMOS PLLs/Frequency Synthesizers
- **CMOS Remote Control Functions**
- 8 CMOS Smoke Detectors
- 9 Miscellaneous Functions
- 10 Reliability
- Package Dimensions



## Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong. JAPAN: Nippon Motorola Ltd.; 3-20-1 Minamiazabu, Minato-ku, Tokyo 106 Japan.